ch32-metapac 0.1.0 

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167

#![allow(clippy::missing_safety_doc)]
#![allow(clippy::identity_op)]
#![allow(clippy::unnecessary_cast)]
#![allow(clippy::erasing_op)]

#[doc = "AWU configuration."]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Awu {
    ptr: *mut u8,
}
unsafe impl Send for Awu {}
unsafe impl Sync for Awu {}
impl Awu {
    #[inline(always)]
    pub const unsafe fn from_ptr(ptr: *mut ()) -> Self {
        Self { ptr: ptr as _ }
    }
    #[inline(always)]
    pub const fn as_ptr(&self) -> *mut () {
        self.ptr as _
    }
    #[doc = "Status Control register."]
    #[inline(always)]
    pub const fn csr(self) -> crate::common::Reg<regs::Csr, crate::common::RW> {
        unsafe { crate::common::Reg::from_ptr(self.ptr.add(0x0usize) as _) }
    }
    #[doc = "AWU Window register."]
    #[inline(always)]
    pub const fn wr(self) -> crate::common::Reg<regs::Wr, crate::common::RW> {
        unsafe { crate::common::Reg::from_ptr(self.ptr.add(0x04usize) as _) }
    }
    #[doc = "PSC."]
    #[inline(always)]
    pub const fn psc(self) -> crate::common::Reg<regs::Psc, crate::common::RW> {
        unsafe { crate::common::Reg::from_ptr(self.ptr.add(0x08usize) as _) }
    }
}
pub mod regs {
    #[doc = "Status Control register."]
    #[repr(transparent)]
    #[derive(Copy, Clone, Eq, PartialEq)]
    pub struct Csr(pub u16);
    impl Csr {
        #[doc = "AWU Enable."]
        #[inline(always)]
        pub const fn en(&self) -> bool {
            let val = (self.0 >> 1usize) & 0x01;
            val != 0
        }
        #[doc = "AWU Enable."]
        #[inline(always)]
        pub fn set_en(&mut self, val: bool) {
            self.0 = (self.0 & !(0x01 << 1usize)) | (((val as u16) & 0x01) << 1usize);
        }
    }
    impl Default for Csr {
        #[inline(always)]
        fn default() -> Csr {
            Csr(0)
        }
    }
    #[doc = "PSC."]
    #[repr(transparent)]
    #[derive(Copy, Clone, Eq, PartialEq)]
    pub struct Psc(pub u16);
    impl Psc {
        #[doc = "AWU_TBR value."]
        #[inline(always)]
        pub const fn tbr(&self) -> super::vals::Prescaler {
            let val = (self.0 >> 0usize) & 0x0f;
            super::vals::Prescaler::from_bits(val as u8)
        }
        #[doc = "AWU_TBR value."]
        #[inline(always)]
        pub fn set_tbr(&mut self, val: super::vals::Prescaler) {
            self.0 = (self.0 & !(0x0f << 0usize)) | (((val.to_bits() as u16) & 0x0f) << 0usize);
        }
    }
    impl Default for Psc {
        #[inline(always)]
        fn default() -> Psc {
            Psc(0)
        }
    }
    #[doc = "AWU Window register."]
    #[repr(transparent)]
    #[derive(Copy, Clone, Eq, PartialEq)]
    pub struct Wr(pub u16);
    impl Wr {
        #[doc = "AWU_APR value."]
        #[inline(always)]
        pub const fn apr(&self) -> u8 {
            let val = (self.0 >> 0usize) & 0x3f;
            val as u8
        }
        #[doc = "AWU_APR value."]
        #[inline(always)]
        pub fn set_apr(&mut self, val: u8) {
            self.0 = (self.0 & !(0x3f << 0usize)) | (((val as u16) & 0x3f) << 0usize);
        }
    }
    impl Default for Wr {
        #[inline(always)]
        fn default() -> Wr {
            Wr(0)
        }
    }
}
pub mod vals {
    #[repr(u8)]
    #[derive(Copy, Clone, Eq, PartialEq, Ord, PartialOrd)]
    pub enum Prescaler {
        #[doc = "DIV1."]
        DIV1 = 0x0,
        _RESERVED_1 = 0x01,
        #[doc = "DIV2."]
        DIV2 = 0x02,
        #[doc = "DIV4."]
        DIV4 = 0x03,
        #[doc = "DIV8."]
        DIV8 = 0x04,
        #[doc = "DIV16."]
        DIV16 = 0x05,
        #[doc = "DIV32."]
        DIV32 = 0x06,
        #[doc = "DIV64."]
        DIV64 = 0x07,
        #[doc = "DIV128."]
        DIV128 = 0x08,
        #[doc = "DIV256."]
        DIV256 = 0x09,
        #[doc = "DIV512."]
        DIV512 = 0x0a,
        #[doc = "DIV1024."]
        DIV1024 = 0x0b,
        #[doc = "DIV2048."]
        DIV2048 = 0x0c,
        #[doc = "DIV4096."]
        DIV4096 = 0x0d,
        #[doc = "DIV10240."]
        DIV10240 = 0x0e,
        #[doc = "DIV61440."]
        DIV61440 = 0x0f,
    }
    impl Prescaler {
        #[inline(always)]
        pub const fn from_bits(val: u8) -> Prescaler {
            unsafe { core::mem::transmute(val & 0x0f) }
        }
        #[inline(always)]
        pub const fn to_bits(self) -> u8 {
            unsafe { core::mem::transmute(self) }
        }
    }
    impl From<u8> for Prescaler {
        #[inline(always)]
        fn from(val: u8) -> Prescaler {
            Prescaler::from_bits(val)
        }
    }
    impl From<Prescaler> for u8 {
        #[inline(always)]
        fn from(val: Prescaler) -> u8 {
            Prescaler::to_bits(val)
        }
    }
}