calyx 0.7.1

Compiler Infrastructure for Hardware Accelerator Generation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34

component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {}
  wires {
    static<1> group A {
    }
    static<1> group B {
    }
    static<1> group C {
    }
    static<1> group D {
    }
  }
  control {
    seq {
      static<4> seq  {
        A;
        B;
        C;
        D;
      }
      static<1> par {
        A;
        B;
        C;
        D;
      }
      
      static<2> seq  {
        A;
        B;
      }
    }
  }
}