Struct CFGR

Source

pub struct CFGR { /* private fields */ }

Expand description

Clock configuration register.

Implementations§

Source §

impl CFGR

Source

pub fn hse(self, hse: HSEClock) -> Self

Configures the HSE oscillator.

Source

pub fn hclk(self, freq: Hertz) -> Self

Sets HCLK frequency.

The HCLK is used for the AHB bus, core, memory and DMA.

§Panics

Panics if the frequency is larger than 216 MHz.

Source

pub fn sysclk(self, sysclk: Hertz) -> Self

Sets the SYSCLK frequency.

This sets the SYSCLK frequency and sets up the USB clock if defined. The provided frequency must be between 12.5 Mhz and 216 Mhz. 12.5 Mhz is the VCO minimum frequency and SYSCLK PLLP divider limitation. If the ethernet peripheral is on, the user should set a frequency higher than 25 Mhz.

§Panics

Panics if the frequency is not between 12.5 MHz and 216 MHz.

Source

pub fn pclk1(self, freq: Hertz) -> Self

Sets the PCLK1 clock (APB1 clock).

If this method isn’t called the maximum allowed frequency is used for PCLK1.

§Panics

Panics if the frequency is not between 12.5 MHz and 54 MHz.

Source

pub fn pclk2(self, freq: Hertz) -> Self

Sets PCLK2 clock (APB2 clock).

If this method isn’t called the maximum allowed frequency is used for PCLK2.

§Panics

Panics if the frequency is not between 12.5 MHz and 108 MHz.

Source

pub fn lse(self, lse: LSEClock) -> Self

Sets the LSE clock source to 32.768 kHz.

Source

pub fn lsi(self) -> Self

Sets the LSI clock source to 32 kHz.

Be aware that the tolerance is up to ±47% (Min 17 kHz, Typ 32 kHz, Max 47 kHz).

Source

pub fn use_pll(self) -> Self

Sets the SYSCLK clock source to the main PLL.

Note: sysclk must be specified or use_pll48clk must be set to true, otherwise use_pll is reset to false.

Source

pub fn use_pll48clk(self, pll48clk: PLL48CLK) -> Self

Sets the 48 MHz clock source.

Source

pub fn pllm(self, pllm: u8) -> Self

Sets the common PLL division factor.

§Panics

Panics if the division factor isn’t between 2 and 63.

Source

pub fn plln(self, plln: u16) -> Self

Sets the PLL multiplication factor for the main PLL.

§Panics

Panics if the multiplication factor isn’t between 50 and 432 (inclusive).

Source

pub fn pllp(self, pllp: PLLP) -> Self

Sets the PLL division factor for the main PLL.

Source

pub fn pllq(self, pllq: u8) -> Self

Sets the PLL division factor for the 48 MHz clock.

§Panics

Panics if the division factor isn’t between 2 and 15 (inclusive).

Source

pub fn use_pllsai(self) -> Self

Enables the PLLSAI clock source.

Source

pub fn pllsain(self, pllsain: u16) -> Self

Sets the PLLSAIN multiplication factor for PLLSAI.

§Panics

Panics if the multiplication factor isn’t between 50 and 432.

Source

pub fn pllsaip(self, pllsaip: PLLSAIP) -> Self

Sets the PLLSAIP division factor for PLLSAI.

Source

pub fn pllsaiq(self, pllsaiq: u8) -> Self

Sets the PLLSAIQ division factor for PLLSAIS.

§Panics

Panics if the division factor isn’t between 2 and 15.

Source

pub fn use_plli2s(self) -> Self

Enables the PLLI2S clock source.

Source

pub fn plli2sn(self, plli2sn: u16) -> Self

Sets the PLLI2SN multiplication factor for PLLI2S.

§Panics

Panics if the multiplication factor isn’t between 50 and 432.

Source

pub fn plli2sq(self, plli2sq: u8) -> Self

Sets the PLLI2SQ division factor for PLLI2S.

§Panics

Panics if the division factor isn’t between 2 and 15.

Source

pub fn plli2sr(self, plli2sr: u8) -> Self

Sets the PLLI2SR division factor for PLLI2S.

§Panics

Panics if the division factor isn’t between 2 and 7.

Source

pub fn mco1(self, mco1: MCO1) -> Self

Sets the MCO1 source

Source

pub fn mco1pre(self, mco1pre: MCOPRE) -> Self

Sets the MCO1 division factors

Source

pub fn mco2(self, mco2: MCO2) -> Self

Sets the MCO2 source

Source

pub fn mco2pre(self, mco2pre: MCOPRE) -> Self

Sets the MCO2 division factors

Source

pub fn set_defaults(self) -> Self

Configures the default clock settings.

Set SYSCLK as 216 Mhz and setup USB clock if defined.

Source

pub fn freeze(self) -> Clocks

Configure the “mandatory” clocks (sysclk, hclk, pclk1 and pclk2') and return them via the Clocks` struct.

The user shouldn’t call freeze more than once as the clocks parameters cannot be changed after the clocks have started.

The implementation makes the following choice: HSI is always chosen over HSE except when HSE is provided. When HSE is provided, HSE is used wherever it is possible.