[−][src]Type Definition stm32f3::stm32f373::fpu::fpscr::R
type R = R<u32, FPSCR>;
Reader of register FPSCR
Methods
impl R
[src]
pub fn ioc(&self) -> IOC_R
[src]
Bit 0 - Invalid operation cumulative exception bit
pub fn dzc(&self) -> DZC_R
[src]
Bit 1 - Division by zero cumulative exception bit.
pub fn ofc(&self) -> OFC_R
[src]
Bit 2 - Overflow cumulative exception bit
pub fn ufc(&self) -> UFC_R
[src]
Bit 3 - Underflow cumulative exception bit
pub fn ixc(&self) -> IXC_R
[src]
Bit 4 - Inexact cumulative exception bit
pub fn idc(&self) -> IDC_R
[src]
Bit 7 - Input denormal cumulative exception bit.
pub fn rmode(&self) -> RMODE_R
[src]
Bits 22:23 - Rounding Mode control field
pub fn fz(&self) -> FZ_R
[src]
Bit 24 - Flush-to-zero mode control bit:
pub fn dn(&self) -> DN_R
[src]
Bit 25 - Default NaN mode control bit
pub fn ahp(&self) -> AHP_R
[src]
Bit 26 - Alternative half-precision control bit
pub fn v(&self) -> V_R
[src]
Bit 28 - Overflow condition code flag
pub fn c(&self) -> C_R
[src]
Bit 29 - Carry condition code flag
pub fn z(&self) -> Z_R
[src]
Bit 30 - Zero condition code flag
pub fn n(&self) -> N_R
[src]
Bit 31 - Negative condition code flag