Struct rust_hdl_core::signal::Signal

pub struct Signal<D: Direction, T: Synth> {
    pub next: T,
    pub changed: bool,
    // some fields omitted
}

Fields

next: T

changed: bool

Implementations

impl<D: Direction, T: Synth> Signal<D, T>

pub fn val(&self) -> T

pub fn add_constraint(&mut self, constraint: PinConstraint)

pub fn add_location(&mut self, index: usize, location: &str)

pub fn add_signal_type(&mut self, index: usize, signal: SignalType)

impl Signal<In, Clock>

pub fn pos_edge(&self) -> bool

pub fn neg_edge(&self) -> bool

impl<T: Synth> Signal<Out, T>

pub fn new_with_default(init: T) -> Signal<Out, T>

Trait Implementations

impl<D: Direction, T: Synth> Atom for Signal<D, T>

fn bits(&self) -> usize

fn connected(&self) -> bool

fn changed(&self) -> bool

fn kind(&self) -> AtomKind

fn is_enum(&self) -> bool

fn name(&self, ndx: usize) -> &'static str

fn type_name(&self) -> &'static str

fn vcd(&self) -> VCDValue

fn id(&self) -> usize

fn verilog(&self) -> VerilogLiteral

fn constraints(&self) -> Vec<PinConstraint>

impl<D: Direction, T: Synth> Block for Signal<D, T>

fn connect_all(&mut self)

fn update_all(&mut self)

fn has_changed(&self) -> bool

fn accept(&self, name: &str, probe: &mut dyn Probe)

impl<D: Clone + Direction, T: Clone + Synth> Clone for Signal<D, T>

fn clone(&self) -> Signal<D, T>

Returns a copy of the value.

fn clone_from(&mut self, source: &Self)

Performs copy-assignment from source.

impl<D: Debug + Direction, T: Debug + Synth> Debug for Signal<D, T>

fn fmt(&self, f: &mut Formatter<'_>) -> Result

Formats the value using the given formatter.

impl<D: Direction, T: Synth> Default for Signal<D, T>

fn default() -> Self

Returns the “default value” for a type.

impl<D: Direction, T: Synth> Logic for Signal<D, T>

fn update(&mut self)

fn connect(&mut self)

fn hdl(&self) -> Verilog

impl<T: Synth> LogicLink for Signal<In, T>

fn link(&mut self, other: &mut Self)

fn link_hdl(
    &self,
    my_name: &str,
    owner_name: &str,
    other_name: &str
) -> Vec<VerilogLink>

fn link_connect_source(&mut self)

fn link_connect_dest(&mut self)

impl<T: Synth> LogicLink for Signal<Out, T>

fn link(&mut self, other: &mut Self)

fn link_hdl(
    &self,
    my_name: &str,
    owner_name: &str,
    other_name: &str
) -> Vec<VerilogLink>

fn link_connect_source(&mut self)

fn link_connect_dest(&mut self)

impl<T: Synth> LogicLink for Signal<InOut, T>

fn link(&mut self, _other: &mut Self)

fn link_hdl(
    &self,
    my_name: &str,
    owner_name: &str,
    other_name: &str
) -> Vec<VerilogLink>

fn link_connect_source(&mut self)

fn link_connect_dest(&mut self)