pub trait Logic { fn update(&mut self); fn connect(&mut self) { ... } fn hdl(&self) -> Verilog { ... } }