[−][src]Type Definition lpc55_pac::ahb_secure_ctrl::sec_ctrl_apb_bridge0_mem_ctrl0::R
type R = R<u32, SEC_CTRL_APB_BRIDGE0_MEM_CTRL0>;
Reader of register SEC_CTRL_APB_BRIDGE0_MEM_CTRL0
Implementations
impl R
[src]
pub fn syscon_rule(&self) -> SYSCON_RULE_R
[src]
Bits 0:1 - System Configuration
pub fn iocon_rule(&self) -> IOCON_RULE_R
[src]
Bits 4:5 - I/O Configuration
pub fn gint0_rule(&self) -> GINT0_RULE_R
[src]
Bits 8:9 - GPIO input Interrupt 0
pub fn gint1_rule(&self) -> GINT1_RULE_R
[src]
Bits 12:13 - GPIO input Interrupt 1
pub fn pint_rule(&self) -> PINT_RULE_R
[src]
Bits 16:17 - Pin Interrupt and Pattern match
pub fn sec_pint_rule(&self) -> SEC_PINT_RULE_R
[src]
Bits 20:21 - Secure Pin Interrupt and Pattern match
pub fn inputmux_rule(&self) -> INPUTMUX_RULE_R
[src]
Bits 24:25 - Peripheral input multiplexing