pub struct RegisterBlock { /* private fields */ }Expand description
Register block
Implementations§
Source§impl RegisterBlock
impl RegisterBlock
Sourcepub const fn sigmadelta(&self, n: usize) -> &SIGMADELTA
pub const fn sigmadelta(&self, n: usize) -> &SIGMADELTA
0x00..0x20 - Duty Cycle Configure Register of SDM%s
Sourcepub fn sigmadelta_iter(&self) -> impl Iterator<Item = &SIGMADELTA>
pub fn sigmadelta_iter(&self) -> impl Iterator<Item = &SIGMADELTA>
Iterator for array of: 0x00..0x20 - Duty Cycle Configure Register of SDM%s
Sourcepub const fn clock_gate(&self) -> &CLOCK_GATE
pub const fn clock_gate(&self) -> &CLOCK_GATE
0x20 - Clock Gating Configure Register
Sourcepub const fn sigmadelta_misc(&self) -> &SIGMADELTA_MISC
pub const fn sigmadelta_misc(&self) -> &SIGMADELTA_MISC
0x24 - MISC Register
Sourcepub const fn glitch_filter_ch(&self, n: usize) -> &GLITCH_FILTER_CH
pub const fn glitch_filter_ch(&self, n: usize) -> &GLITCH_FILTER_CH
0x30..0x50 - Glitch Filter Configure Register of Channel%s
Sourcepub fn glitch_filter_ch_iter(&self) -> impl Iterator<Item = &GLITCH_FILTER_CH>
pub fn glitch_filter_ch_iter(&self) -> impl Iterator<Item = &GLITCH_FILTER_CH>
Iterator for array of: 0x30..0x50 - Glitch Filter Configure Register of Channel%s
Sourcepub const fn etm_event_ch_cfg(&self, n: usize) -> &ETM_EVENT_CH_CFG
pub const fn etm_event_ch_cfg(&self, n: usize) -> &ETM_EVENT_CH_CFG
0x60..0x80 - Etm Config register of Channel%s
Sourcepub fn etm_event_ch_cfg_iter(&self) -> impl Iterator<Item = &ETM_EVENT_CH_CFG>
pub fn etm_event_ch_cfg_iter(&self) -> impl Iterator<Item = &ETM_EVENT_CH_CFG>
Iterator for array of: 0x60..0x80 - Etm Config register of Channel%s
Sourcepub const fn etm_event_ch0_cfg(&self) -> &ETM_EVENT_CH_CFG
pub const fn etm_event_ch0_cfg(&self) -> &ETM_EVENT_CH_CFG
0x60 - Etm Config register of Channel0
Sourcepub const fn etm_event_ch1_cfg(&self) -> &ETM_EVENT_CH_CFG
pub const fn etm_event_ch1_cfg(&self) -> &ETM_EVENT_CH_CFG
0x64 - Etm Config register of Channel1
Sourcepub const fn etm_event_ch2_cfg(&self) -> &ETM_EVENT_CH_CFG
pub const fn etm_event_ch2_cfg(&self) -> &ETM_EVENT_CH_CFG
0x68 - Etm Config register of Channel2
Sourcepub const fn etm_event_ch3_cfg(&self) -> &ETM_EVENT_CH_CFG
pub const fn etm_event_ch3_cfg(&self) -> &ETM_EVENT_CH_CFG
0x6c - Etm Config register of Channel3
Sourcepub const fn etm_event_ch4_cfg(&self) -> &ETM_EVENT_CH_CFG
pub const fn etm_event_ch4_cfg(&self) -> &ETM_EVENT_CH_CFG
0x70 - Etm Config register of Channel4
Sourcepub const fn etm_event_ch5_cfg(&self) -> &ETM_EVENT_CH_CFG
pub const fn etm_event_ch5_cfg(&self) -> &ETM_EVENT_CH_CFG
0x74 - Etm Config register of Channel5
Sourcepub const fn etm_event_ch6_cfg(&self) -> &ETM_EVENT_CH_CFG
pub const fn etm_event_ch6_cfg(&self) -> &ETM_EVENT_CH_CFG
0x78 - Etm Config register of Channel6
Sourcepub const fn etm_event_ch7_cfg(&self) -> &ETM_EVENT_CH_CFG
pub const fn etm_event_ch7_cfg(&self) -> &ETM_EVENT_CH_CFG
0x7c - Etm Config register of Channel7
Sourcepub const fn etm_task_p0_cfg(&self) -> &ETM_TASK_P0_CFG
pub const fn etm_task_p0_cfg(&self) -> &ETM_TASK_P0_CFG
0xa0 - Etm Configure Register to decide which GPIO been chosen
Sourcepub const fn etm_task_p1_cfg(&self) -> &ETM_TASK_P1_CFG
pub const fn etm_task_p1_cfg(&self) -> &ETM_TASK_P1_CFG
0xa4 - Etm Configure Register to decide which GPIO been chosen
Sourcepub const fn etm_task_p2_cfg(&self) -> &ETM_TASK_P2_CFG
pub const fn etm_task_p2_cfg(&self) -> &ETM_TASK_P2_CFG
0xa8 - Etm Configure Register to decide which GPIO been chosen
Sourcepub const fn etm_task_p3_cfg(&self) -> &ETM_TASK_P3_CFG
pub const fn etm_task_p3_cfg(&self) -> &ETM_TASK_P3_CFG
0xac - Etm Configure Register to decide which GPIO been chosen
Sourcepub const fn etm_task_p4_cfg(&self) -> &ETM_TASK_P4_CFG
pub const fn etm_task_p4_cfg(&self) -> &ETM_TASK_P4_CFG
0xb0 - Etm Configure Register to decide which GPIO been chosen
Sourcepub const fn etm_task_p5_cfg(&self) -> &ETM_TASK_P5_CFG
pub const fn etm_task_p5_cfg(&self) -> &ETM_TASK_P5_CFG
0xb4 - Etm Configure Register to decide which GPIO been chosen
Sourcepub const fn etm_task_p6_cfg(&self) -> &ETM_TASK_P6_CFG
pub const fn etm_task_p6_cfg(&self) -> &ETM_TASK_P6_CFG
0xb8 - Etm Configure Register to decide which GPIO been chosen
Sourcepub const fn etm_task_p7_cfg(&self) -> &ETM_TASK_P7_CFG
pub const fn etm_task_p7_cfg(&self) -> &ETM_TASK_P7_CFG
0xbc - Etm Configure Register to decide which GPIO been chosen
Sourcepub const fn etm_task_p8_cfg(&self) -> &ETM_TASK_P8_CFG
pub const fn etm_task_p8_cfg(&self) -> &ETM_TASK_P8_CFG
0xc0 - Etm Configure Register to decide which GPIO been chosen
Sourcepub const fn etm_task_p9_cfg(&self) -> &ETM_TASK_P9_CFG
pub const fn etm_task_p9_cfg(&self) -> &ETM_TASK_P9_CFG
0xc4 - Etm Configure Register to decide which GPIO been chosen
Sourcepub const fn etm_task_p10_cfg(&self) -> &ETM_TASK_P10_CFG
pub const fn etm_task_p10_cfg(&self) -> &ETM_TASK_P10_CFG
0xc8 - Etm Configure Register to decide which GPIO been chosen
Sourcepub const fn etm_task_p11_cfg(&self) -> &ETM_TASK_P11_CFG
pub const fn etm_task_p11_cfg(&self) -> &ETM_TASK_P11_CFG
0xcc - Etm Configure Register to decide which GPIO been chosen
Sourcepub const fn etm_task_p12_cfg(&self) -> &ETM_TASK_P12_CFG
pub const fn etm_task_p12_cfg(&self) -> &ETM_TASK_P12_CFG
0xd0 - Etm Configure Register to decide which GPIO been chosen
Sourcepub const fn etm_task_p13_cfg(&self) -> &ETM_TASK_P13_CFG
pub const fn etm_task_p13_cfg(&self) -> &ETM_TASK_P13_CFG
0xd4 - Etm Configure Register to decide which GPIO been chosen