Type Alias esp32c3::extmem::cache_ilg_int_st::R

source ·
pub type R = R<CACHE_ILG_INT_ST_SPEC>;
Expand description

Register CACHE_ILG_INT_ST reader

Aliased Type§

struct R { /* private fields */ }

Implementations§

source§

impl R

source

pub fn icache_sync_op_fault(&self) -> ICACHE_SYNC_OP_FAULT_R

Bit 0 - The bit is used to indicate interrupt by sync configurations fault.

source

pub fn icache_preload_op_fault(&self) -> ICACHE_PRELOAD_OP_FAULT_R

Bit 1 - The bit is used to indicate interrupt by preload configurations fault.

source

pub fn mmu_entry_fault(&self) -> MMU_ENTRY_FAULT_R

Bit 5 - The bit is used to indicate interrupt by mmu entry fault.

source

pub fn ibus_acs_cnt_ovf(&self) -> IBUS_ACS_CNT_OVF_R

Bit 7 - The bit is used to indicate interrupt by ibus access flash/spiram counter overflow.

source

pub fn ibus_acs_miss_cnt_ovf(&self) -> IBUS_ACS_MISS_CNT_OVF_R

Bit 8 - The bit is used to indicate interrupt by ibus access flash/spiram miss counter overflow.

source

pub fn dbus_acs_cnt_ovf(&self) -> DBUS_ACS_CNT_OVF_R

Bit 9 - The bit is used to indicate interrupt by dbus access flash/spiram counter overflow.

source

pub fn dbus_acs_flash_miss_cnt_ovf(&self) -> DBUS_ACS_FLASH_MISS_CNT_OVF_R

Bit 10 - The bit is used to indicate interrupt by dbus access flash miss counter overflow.