Files
esp32
aes
apb_ctrl
apb_saradc_ctrl.rsapb_saradc_ctrl2.rsapb_saradc_fsm.rsapb_saradc_sar1_patt_tab1.rsapb_saradc_sar1_patt_tab2.rsapb_saradc_sar1_patt_tab3.rsapb_saradc_sar1_patt_tab4.rsapb_saradc_sar2_patt_tab1.rsapb_saradc_sar2_patt_tab2.rsapb_saradc_sar2_patt_tab3.rsapb_saradc_sar2_patt_tab4.rsapll_tick_conf.rsck8m_tick_conf.rsdate.rspll_tick_conf.rssysclk_conf.rsxtal_tick_conf.rs
dport
access_check.rsahb_lite_mask.rsahb_mpu_table_0.rsahb_mpu_table_1.rsahblite_mpu_table_apb_ctrl.rsahblite_mpu_table_bb.rsahblite_mpu_table_bt.rsahblite_mpu_table_bt_buffer.rsahblite_mpu_table_btmac.rsahblite_mpu_table_can.rsahblite_mpu_table_efuse.rsahblite_mpu_table_emac.rsahblite_mpu_table_fe.rsahblite_mpu_table_fe2.rsahblite_mpu_table_gpio.rsahblite_mpu_table_hinf.rsahblite_mpu_table_i2c.rsahblite_mpu_table_i2c_ext0.rsahblite_mpu_table_i2c_ext1.rsahblite_mpu_table_i2s0.rsahblite_mpu_table_i2s1.rsahblite_mpu_table_io_mux.rsahblite_mpu_table_ledc.rsahblite_mpu_table_misc.rsahblite_mpu_table_pcnt.rsahblite_mpu_table_pwm0.rsahblite_mpu_table_pwm1.rsahblite_mpu_table_pwm2.rsahblite_mpu_table_pwm3.rsahblite_mpu_table_pwr.rsahblite_mpu_table_rmt.rsahblite_mpu_table_rtc.rsahblite_mpu_table_rwbt.rsahblite_mpu_table_sdio_host.rsahblite_mpu_table_slc.rsahblite_mpu_table_slchost.rsahblite_mpu_table_spi0.rsahblite_mpu_table_spi1.rsahblite_mpu_table_spi2.rsahblite_mpu_table_spi3.rsahblite_mpu_table_spi_encrypt.rsahblite_mpu_table_timer.rsahblite_mpu_table_timergroup.rsahblite_mpu_table_timergroup1.rsahblite_mpu_table_uart.rsahblite_mpu_table_uart1.rsahblite_mpu_table_uart2.rsahblite_mpu_table_uhci0.rsahblite_mpu_table_uhci1.rsahblite_mpu_table_wdg.rsahblite_mpu_table_wifimac.rsapp_bb_int_map.rsapp_boot_remap_ctrl.rsapp_bt_bb_int_map.rsapp_bt_bb_nmi_map.rsapp_bt_mac_int_map.rsapp_cache_ctrl.rsapp_cache_ctrl1.rsapp_cache_ia_int_map.rsapp_cache_lock_0_addr.rsapp_cache_lock_1_addr.rsapp_cache_lock_2_addr.rsapp_cache_lock_3_addr.rsapp_can_int_map.rsapp_cpu_intr_from_cpu_0_map.rsapp_cpu_intr_from_cpu_1_map.rsapp_cpu_intr_from_cpu_2_map.rsapp_cpu_intr_from_cpu_3_map.rsapp_cpu_record_ctrl.rsapp_cpu_record_pdebugdata.rsapp_cpu_record_pdebuginst.rsapp_cpu_record_pdebugls0addr.rsapp_cpu_record_pdebugls0data.rsapp_cpu_record_pdebugls0stat.rsapp_cpu_record_pdebugpc.rsapp_cpu_record_pdebugstatus.rsapp_cpu_record_pid.rsapp_cpu_record_status.rsapp_dcache_dbug0.rsapp_dcache_dbug1.rsapp_dcache_dbug2.rsapp_dcache_dbug3.rsapp_dcache_dbug4.rsapp_dcache_dbug5.rsapp_dcache_dbug6.rsapp_dcache_dbug7.rsapp_dcache_dbug8.rsapp_dcache_dbug9.rsapp_dport_apb_mask0.rsapp_dport_apb_mask1.rsapp_efuse_int_map.rsapp_emac_int_map.rsapp_gpio_interrupt_map.rsapp_gpio_interrupt_nmi_map.rsapp_i2c_ext0_intr_map.rsapp_i2c_ext1_intr_map.rsapp_i2s0_int_map.rsapp_i2s1_int_map.rsapp_intr_status_0.rsapp_intr_status_1.rsapp_intr_status_2.rsapp_intrusion_ctrl.rsapp_intrusion_status.rsapp_ledc_int_map.rsapp_mac_intr_map.rsapp_mac_nmi_map.rsapp_mmu_ia_int_map.rsapp_mpu_ia_int_map.rsapp_pcnt_intr_map.rsapp_pwm0_intr_map.rsapp_pwm1_intr_map.rsapp_pwm2_intr_map.rsapp_pwm3_intr_map.rsapp_rmt_intr_map.rsapp_rsa_intr_map.rsapp_rtc_core_intr_map.rsapp_rwble_irq_map.rsapp_rwble_nmi_map.rsapp_rwbt_irq_map.rsapp_rwbt_nmi_map.rsapp_sdio_host_interrupt_map.rsapp_slc0_intr_map.rsapp_slc1_intr_map.rsapp_spi1_dma_int_map.rsapp_spi2_dma_int_map.rsapp_spi3_dma_int_map.rsapp_spi_intr_0_map.rsapp_spi_intr_1_map.rsapp_spi_intr_2_map.rsapp_spi_intr_3_map.rsapp_tg1_lact_edge_int_map.rsapp_tg1_lact_level_int_map.rsapp_tg1_t0_edge_int_map.rsapp_tg1_t0_level_int_map.rsapp_tg1_t1_edge_int_map.rsapp_tg1_t1_level_int_map.rsapp_tg1_wdt_edge_int_map.rsapp_tg1_wdt_level_int_map.rsapp_tg_lact_edge_int_map.rsapp_tg_lact_level_int_map.rsapp_tg_t0_edge_int_map.rsapp_tg_t0_level_int_map.rsapp_tg_t1_edge_int_map.rsapp_tg_t1_level_int_map.rsapp_tg_wdt_edge_int_map.rsapp_tg_wdt_level_int_map.rsapp_timer_int1_map.rsapp_timer_int2_map.rsapp_tracemem_ena.rsapp_uart1_intr_map.rsapp_uart2_intr_map.rsapp_uart_intr_map.rsapp_uhci0_intr_map.rsapp_uhci1_intr_map.rsapp_vecbase_ctrl.rsapp_vecbase_set.rsapp_wdg_int_map.rsappcpu_ctrl_a.rsappcpu_ctrl_b.rsappcpu_ctrl_c.rsappcpu_ctrl_d.rsbt_lpck_div_frac.rsbt_lpck_div_int.rscache_ia_int_en.rscache_mux_mode.rscore_rst_en.rscpu_intr_from_cpu_0.rscpu_intr_from_cpu_1.rscpu_intr_from_cpu_2.rscpu_intr_from_cpu_3.rscpu_per_conf.rsdate.rsdmmu_page_mode.rsdmmu_table0.rsdmmu_table1.rsdmmu_table10.rsdmmu_table11.rsdmmu_table12.rsdmmu_table13.rsdmmu_table14.rsdmmu_table15.rsdmmu_table2.rsdmmu_table3.rsdmmu_table4.rsdmmu_table5.rsdmmu_table6.rsdmmu_table7.rsdmmu_table8.rsdmmu_table9.rsfront_end_mem_pd.rshost_inf_sel.rsimmu_page_mode.rsimmu_table0.rsimmu_table1.rsimmu_table10.rsimmu_table11.rsimmu_table12.rsimmu_table13.rsimmu_table14.rsimmu_table15.rsimmu_table2.rsimmu_table3.rsimmu_table4.rsimmu_table5.rsimmu_table6.rsimmu_table7.rsimmu_table8.rsimmu_table9.rsiram_dram_ahb_sel.rsmem_access_dbug0.rsmem_access_dbug1.rsmem_pd_mask.rsmmu_ia_int_en.rsmpu_ia_int_en.rsperi_clk_en.rsperi_rst_en.rsperip_clk_en.rsperip_rst_en.rspro_bb_int_map.rspro_boot_remap_ctrl.rspro_bt_bb_int_map.rspro_bt_bb_nmi_map.rspro_bt_mac_int_map.rspro_cache_ctrl.rspro_cache_ctrl1.rspro_cache_ia_int_map.rspro_cache_lock_0_addr.rspro_cache_lock_1_addr.rspro_cache_lock_2_addr.rspro_cache_lock_3_addr.rspro_can_int_map.rspro_cpu_intr_from_cpu_0_map.rspro_cpu_intr_from_cpu_1_map.rspro_cpu_intr_from_cpu_2_map.rspro_cpu_intr_from_cpu_3_map.rspro_cpu_record_ctrl.rspro_cpu_record_pdebugdata.rspro_cpu_record_pdebuginst.rspro_cpu_record_pdebugls0addr.rspro_cpu_record_pdebugls0data.rspro_cpu_record_pdebugls0stat.rspro_cpu_record_pdebugpc.rspro_cpu_record_pdebugstatus.rspro_cpu_record_pid.rspro_cpu_record_status.rspro_dcache_dbug0.rspro_dcache_dbug1.rspro_dcache_dbug2.rspro_dcache_dbug3.rspro_dcache_dbug4.rspro_dcache_dbug5.rspro_dcache_dbug6.rspro_dcache_dbug7.rspro_dcache_dbug8.rspro_dcache_dbug9.rspro_dport_apb_mask0.rspro_dport_apb_mask1.rspro_efuse_int_map.rspro_emac_int_map.rspro_gpio_interrupt_map.rspro_gpio_interrupt_nmi_map.rspro_i2c_ext0_intr_map.rspro_i2c_ext1_intr_map.rspro_i2s0_int_map.rspro_i2s1_int_map.rspro_intr_status_0.rspro_intr_status_1.rspro_intr_status_2.rspro_intrusion_ctrl.rspro_intrusion_status.rspro_ledc_int_map.rspro_mac_intr_map.rspro_mac_nmi_map.rspro_mmu_ia_int_map.rspro_mpu_ia_int_map.rspro_pcnt_intr_map.rspro_pwm0_intr_map.rspro_pwm1_intr_map.rspro_pwm2_intr_map.rspro_pwm3_intr_map.rspro_rmt_intr_map.rspro_rsa_intr_map.rspro_rtc_core_intr_map.rspro_rwble_irq_map.rspro_rwble_nmi_map.rspro_rwbt_irq_map.rspro_rwbt_nmi_map.rspro_sdio_host_interrupt_map.rspro_slc0_intr_map.rspro_slc1_intr_map.rspro_spi1_dma_int_map.rspro_spi2_dma_int_map.rspro_spi3_dma_int_map.rspro_spi_intr_0_map.rspro_spi_intr_1_map.rspro_spi_intr_2_map.rspro_spi_intr_3_map.rspro_tg1_lact_edge_int_map.rspro_tg1_lact_level_int_map.rspro_tg1_t0_edge_int_map.rspro_tg1_t0_level_int_map.rspro_tg1_t1_edge_int_map.rspro_tg1_t1_level_int_map.rspro_tg1_wdt_edge_int_map.rspro_tg1_wdt_level_int_map.rspro_tg_lact_edge_int_map.rspro_tg_lact_level_int_map.rspro_tg_t0_edge_int_map.rspro_tg_t0_level_int_map.rspro_tg_t1_edge_int_map.rspro_tg_t1_level_int_map.rspro_tg_wdt_edge_int_map.rspro_tg_wdt_level_int_map.rspro_timer_int1_map.rspro_timer_int2_map.rspro_tracemem_ena.rspro_uart1_intr_map.rspro_uart2_intr_map.rspro_uart_intr_map.rspro_uhci0_intr_map.rspro_uhci1_intr_map.rspro_vecbase_ctrl.rspro_vecbase_set.rspro_wdg_int_map.rsrom_fo_ctrl.rsrom_mpu_ena.rsrom_mpu_table0.rsrom_mpu_table1.rsrom_mpu_table2.rsrom_mpu_table3.rsrom_pd_ctrl.rsrsa_pd_ctrl.rssecure_boot_ctrl.rsshrom_mpu_table0.rsshrom_mpu_table1.rsshrom_mpu_table10.rsshrom_mpu_table11.rsshrom_mpu_table12.rsshrom_mpu_table13.rsshrom_mpu_table14.rsshrom_mpu_table15.rsshrom_mpu_table16.rsshrom_mpu_table17.rsshrom_mpu_table18.rsshrom_mpu_table19.rsshrom_mpu_table2.rsshrom_mpu_table20.rsshrom_mpu_table21.rsshrom_mpu_table22.rsshrom_mpu_table23.rsshrom_mpu_table3.rsshrom_mpu_table4.rsshrom_mpu_table5.rsshrom_mpu_table6.rsshrom_mpu_table7.rsshrom_mpu_table8.rsshrom_mpu_table9.rsspi_dma_chan_sel.rssram_fo_ctrl_0.rssram_fo_ctrl_1.rssram_pd_ctrl_0.rssram_pd_ctrl_1.rstag_fo_ctrl.rstracemem_mux_mode.rswifi_bb_cfg.rswifi_bb_cfg_2.rswifi_clk_en.rs
efuse
blk0_rdata0.rsblk0_rdata1.rsblk0_rdata2.rsblk0_rdata3.rsblk0_rdata4.rsblk0_rdata5.rsblk0_rdata6.rsblk0_wdata0.rsblk0_wdata1.rsblk0_wdata2.rsblk0_wdata3.rsblk0_wdata4.rsblk0_wdata5.rsblk0_wdata6.rsblk1_rdata0.rsblk1_rdata1.rsblk1_rdata2.rsblk1_rdata3.rsblk1_rdata4.rsblk1_rdata5.rsblk1_rdata6.rsblk1_rdata7.rsblk1_wdata0.rsblk1_wdata1.rsblk1_wdata2.rsblk1_wdata3.rsblk1_wdata4.rsblk1_wdata5.rsblk1_wdata6.rsblk1_wdata7.rsblk2_rdata0.rsblk2_rdata1.rsblk2_rdata2.rsblk2_rdata3.rsblk2_rdata4.rsblk2_rdata5.rsblk2_rdata6.rsblk2_rdata7.rsblk2_wdata0.rsblk2_wdata1.rsblk2_wdata2.rsblk2_wdata3.rsblk2_wdata4.rsblk2_wdata5.rsblk2_wdata6.rsblk2_wdata7.rsblk3_rdata0.rsblk3_rdata1.rsblk3_rdata2.rsblk3_rdata3.rsblk3_rdata4.rsblk3_rdata5.rsblk3_rdata6.rsblk3_rdata7.rsblk3_wdata0.rsblk3_wdata1.rsblk3_wdata2.rsblk3_wdata3.rsblk3_wdata4.rsblk3_wdata5.rsblk3_wdata6.rsblk3_wdata7.rsclk.rscmd.rsconf.rsdac_conf.rsdate.rsdec_status.rsint_clr.rsint_ena.rsint_raw.rsint_st.rsstatus.rs
gpio
acpu_int.rsacpu_int1.rsacpu_nmi_int.rsacpu_nmi_int1.rsbt_select.rscali_conf.rscali_data.rscpusdio_int.rscpusdio_int1.rsenable.rsenable1.rsenable1_w1tc.rsenable1_w1ts.rsenable_w1tc.rsenable_w1ts.rsfunc_in_sel_cfg.rsfunc_out_sel_cfg.rsin1.rsin_.rsout.rsout1.rsout1_w1tc.rsout1_w1ts.rsout_w1tc.rsout_w1ts.rspcpu_int.rspcpu_int1.rspcpu_nmi_int.rspcpu_nmi_int1.rspin.rssdio_select.rsstatus.rsstatus1.rsstatus1_w1tc.rsstatus1_w1ts.rsstatus_w1tc.rsstatus_w1ts.rsstrap.rs
gpio_sd
hinf
i2c
comd0.rscomd1.rscomd10.rscomd11.rscomd12.rscomd13.rscomd14.rscomd15.rscomd2.rscomd3.rscomd4.rscomd5.rscomd6.rscomd7.rscomd8.rscomd9.rsctr.rsdata.rsdate.rsfifo_conf.rsint_clr.rsint_ena.rsint_raw.rsint_status.rsrxfifo_st.rsscl_filter_cfg.rsscl_high_period.rsscl_low_period.rsscl_rstart_setup.rsscl_start_hold.rsscl_stop_hold.rsscl_stop_setup.rssda_filter_cfg.rssda_hold.rssda_sample.rsslave_addr.rssr.rsto.rs
i2s
ahb_test.rsclkm_conf.rsconf.rsconf1.rsconf2.rsconf_chan.rsconf_sigle_data.rscvsd_conf0.rscvsd_conf1.rscvsd_conf2.rsdate.rsesco_conf0.rsfifo_conf.rsin_eof_des_addr.rsin_link.rsinfifo_pop.rsinlink_dscr.rsinlink_dscr_bf0.rsinlink_dscr_bf1.rsint_clr.rsint_ena.rsint_raw.rsint_st.rslc_conf.rslc_hung_conf.rslc_state0.rslc_state1.rsout_eof_bfr_des_addr.rsout_eof_des_addr.rsout_link.rsoutfifo_push.rsoutlink_dscr.rsoutlink_dscr_bf0.rsoutlink_dscr_bf1.rspd_conf.rspdm_conf.rspdm_freq_conf.rsplc_conf0.rsplc_conf1.rsplc_conf2.rsrxeof_num.rssample_rate_conf.rssco_conf0.rsstate.rstiming.rs
io_mux
gpio0.rsgpio16.rsgpio17.rsgpio18.rsgpio19.rsgpio2.rsgpio20.rsgpio21.rsgpio22.rsgpio23.rsgpio24.rsgpio25.rsgpio26.rsgpio27.rsgpio32.rsgpio33.rsgpio34.rsgpio35.rsgpio36.rsgpio37.rsgpio38.rsgpio39.rsgpio4.rsgpio5.rsmtck.rsmtdi.rsmtdo.rsmtms.rspin_ctrl.rssd_clk.rssd_cmd.rssd_data0.rssd_data1.rssd_data2.rssd_data3.rsu0rxd.rsu0txd.rs
ledc
conf.rsdate.rshsch0_conf0.rshsch0_conf1.rshsch0_duty.rshsch0_duty_r.rshsch0_hpoint.rshsch1_conf0.rshsch1_conf1.rshsch1_duty.rshsch1_duty_r.rshsch1_hpoint.rshsch2_conf0.rshsch2_conf1.rshsch2_duty.rshsch2_duty_r.rshsch2_hpoint.rshsch3_conf0.rshsch3_conf1.rshsch3_duty.rshsch3_duty_r.rshsch3_hpoint.rshsch4_conf0.rshsch4_conf1.rshsch4_duty.rshsch4_duty_r.rshsch4_hpoint.rshsch5_conf0.rshsch5_conf1.rshsch5_duty.rshsch5_duty_r.rshsch5_hpoint.rshsch6_conf0.rshsch6_conf1.rshsch6_duty.rshsch6_duty_r.rshsch6_hpoint.rshsch7_conf0.rshsch7_conf1.rshsch7_duty.rshsch7_duty_r.rshsch7_hpoint.rshstimer0_conf.rshstimer0_value.rshstimer1_conf.rshstimer1_value.rshstimer2_conf.rshstimer2_value.rshstimer3_conf.rshstimer3_value.rsint_clr.rsint_ena.rsint_raw.rsint_st.rslsch0_conf0.rslsch0_conf1.rslsch0_duty.rslsch0_duty_r.rslsch0_hpoint.rslsch1_conf0.rslsch1_conf1.rslsch1_duty.rslsch1_duty_r.rslsch1_hpoint.rslsch2_conf0.rslsch2_conf1.rslsch2_duty.rslsch2_duty_r.rslsch2_hpoint.rslsch3_conf0.rslsch3_conf1.rslsch3_duty.rslsch3_duty_r.rslsch3_hpoint.rslsch4_conf0.rslsch4_conf1.rslsch4_duty.rslsch4_duty_r.rslsch4_hpoint.rslsch5_conf0.rslsch5_conf1.rslsch5_duty.rslsch5_duty_r.rslsch5_hpoint.rslsch6_conf0.rslsch6_conf1.rslsch6_duty.rslsch6_duty_r.rslsch6_hpoint.rslsch7_conf0.rslsch7_conf1.rslsch7_duty.rslsch7_duty_r.rslsch7_hpoint.rslstimer0_conf.rslstimer0_value.rslstimer1_conf.rslstimer1_value.rslstimer2_conf.rslstimer2_value.rslstimer3_conf.rslstimer3_value.rs
mcpwm
cap_ch0.rscap_ch0_cfg.rscap_ch1.rscap_ch1_cfg.rscap_ch2.rscap_ch2_cfg.rscap_status.rscap_timer_cfg.rscap_timer_phase.rscarrier0_cfg.rscarrier1_cfg.rscarrier2_cfg.rsclk.rsclk_cfg.rsdt0_cfg.rsdt0_fed_cfg.rsdt0_red_cfg.rsdt1_cfg.rsdt1_fed_cfg.rsdt1_red_cfg.rsdt2_cfg.rsdt2_fed_cfg.rsdt2_red_cfg.rsfault_detect.rsfh0_cfg0.rsfh0_cfg1.rsfh0_status.rsfh1_cfg0.rsfh1_cfg1.rsfh1_status.rsfh2_cfg0.rsfh2_cfg1.rsfh2_status.rsgen0_a.rsgen0_b.rsgen0_cfg0.rsgen0_force.rsgen0_stmp_cfg.rsgen0_tstmp_a.rsgen0_tstmp_b.rsgen1_a.rsgen1_b.rsgen1_cfg0.rsgen1_force.rsgen1_stmp_cfg.rsgen1_tstmp_a.rsgen1_tstmp_b.rsgen2_a.rsgen2_b.rsgen2_cfg0.rsgen2_force.rsgen2_stmp_cfg.rsgen2_tstmp_a.rsgen2_tstmp_b.rsmcmcpwm_int_clr_mcpwm.rsmcmcpwm_int_ena_mcpwm.rsmcmcpwm_int_raw_mcpwm.rsmcmcpwm_int_st_mcpwm.rsoperator_timersel.rstimer0_cfg0.rstimer0_cfg1.rstimer0_status.rstimer0_sync.rstimer1_cfg0.rstimer1_cfg1.rstimer1_status.rstimer1_sync.rstimer2_cfg0.rstimer2_cfg1.rstimer2_status.rstimer2_sync.rstimer_synci_cfg.rsupdate_cfg.rsversion.rs
pcnt
ctrl.rsdate.rsint_clr.rsint_ena.rsint_raw.rsint_st.rsu0_cnt.rsu0_conf0.rsu0_conf1.rsu0_conf2.rsu0_status.rsu1_cnt.rsu1_conf0.rsu1_conf1.rsu1_conf2.rsu1_status.rsu2_cnt.rsu2_conf0.rsu2_conf1.rsu2_conf2.rsu2_status.rsu3_cnt.rsu3_conf0.rsu3_conf1.rsu3_conf2.rsu3_status.rsu4_cnt.rsu4_conf0.rsu4_conf1.rsu4_conf2.rsu4_status.rsu5_cnt.rsu5_conf0.rsu5_conf1.rsu5_conf2.rsu5_status.rsu6_cnt.rsu6_conf0.rsu6_conf1.rsu6_conf2.rsu6_status.rsu7_cnt.rsu7_conf0.rsu7_conf1.rsu7_conf2.rsu7_status.rs
rmt
apb_conf.rsch0_tx_lim.rsch0addr.rsch0carrier_duty.rsch0conf0.rsch0conf1.rsch0status.rsch1_tx_lim.rsch1addr.rsch1carrier_duty.rsch1conf0.rsch1conf1.rsch1status.rsch2_tx_lim.rsch2addr.rsch2carrier_duty.rsch2conf0.rsch2conf1.rsch2status.rsch3_tx_lim.rsch3addr.rsch3carrier_duty.rsch3conf0.rsch3conf1.rsch3status.rsch4_tx_lim.rsch4addr.rsch4carrier_duty.rsch4conf0.rsch4conf1.rsch4status.rsch5_tx_lim.rsch5addr.rsch5carrier_duty.rsch5conf0.rsch5conf1.rsch5status.rsch6_tx_lim.rsch6addr.rsch6carrier_duty.rsch6conf0.rsch6conf1.rsch6status.rsch7_tx_lim.rsch7addr.rsch7carrier_duty.rsch7conf0.rsch7conf1.rsch7status.rsdate.rsint_clr.rsint_ena.rsint_raw.rsint_st.rs
rtc_i2c
rtccntl
ana_conf.rsapll.rsbias_conf.rsbrown_out.rsclk_conf.rscntl.rscpu_period_conf.rsdate.rsdiag1.rsdig_iso.rsdig_pwc.rsext_wakeup1.rsext_wakeup1_status.rsext_wakeup_conf.rsext_xtl_conf.rshold_force.rsint_clr.rsint_ena.rsint_raw.rsint_st.rsoptions0.rspll.rspwc.rsreset_state.rssdio_act_conf.rssdio_conf.rsslp_reject_conf.rsslp_timer0.rsslp_timer1.rsstate0.rsstore0.rsstore1.rsstore2.rsstore3.rsstore4.rsstore5.rsstore6.rsstore7.rssw_cpu_stall.rstest_mux.rstime0.rstime1.rstime_update.rstimer1.rstimer2.rstimer3.rstimer4.rstimer5.rswakeup_state.rswdtconfig0.rswdtconfig1.rswdtconfig2.rswdtconfig3.rswdtconfig4.rswdtfeed.rswdtwprotect.rs
rtcio
adc_pad.rsdate.rsdig_pad_hold.rsenable.rsenable_w1tc.rsenable_w1ts.rsext_wakeup0.rshall_sens.rsin_.rsout.rsout_w1tc.rsout_w1ts.rspad_dac1.rspad_dac2.rspin.rsrtc_debug_sel.rssar_i2c_io.rssensor_pads.rsstatus.rsstatus_w1tc.rsstatus_w1ts.rstouch_cfg.rstouch_pad0.rstouch_pad1.rstouch_pad2.rstouch_pad3.rstouch_pad4.rstouch_pad5.rstouch_pad6.rstouch_pad7.rstouch_pad8.rstouch_pad9.rsxtal_32k_pad.rsxtl_ext_ctr.rs
sens
sar_atten1.rssar_atten2.rssar_dac_ctrl1.rssar_dac_ctrl2.rssar_i2c_ctrl.rssar_meas_ctrl.rssar_meas_ctrl2.rssar_meas_start1.rssar_meas_start2.rssar_meas_wait1.rssar_meas_wait2.rssar_mem_wr_ctrl.rssar_nouse.rssar_read_ctrl.rssar_read_ctrl2.rssar_read_status1.rssar_read_status2.rssar_slave_addr1.rssar_slave_addr2.rssar_slave_addr3.rssar_slave_addr4.rssar_start_force.rssar_touch_ctrl1.rssar_touch_ctrl2.rssar_touch_enable.rssar_touch_out1.rssar_touch_out2.rssar_touch_out3.rssar_touch_out4.rssar_touch_out5.rssar_touch_thres1.rssar_touch_thres2.rssar_touch_thres3.rssar_touch_thres4.rssar_touch_thres5.rssar_tsens_ctrl.rssardate.rsulp_cp_sleep_cyc0.rsulp_cp_sleep_cyc1.rsulp_cp_sleep_cyc2.rsulp_cp_sleep_cyc3.rsulp_cp_sleep_cyc4.rs
slc
_0_done_dscr_addr.rs_0_dscr_cnt.rs_0_dscr_rec_conf.rs_0_eof_start_des.rs_0_len_conf.rs_0_len_lim_conf.rs_0_length.rs_0_push_dscr_addr.rs_0_rxlink_dscr.rs_0_rxlink_dscr_bf0.rs_0_rxlink_dscr_bf1.rs_0_rxpkt_e_dscr.rs_0_rxpkt_h_dscr.rs_0_rxpktu_e_dscr.rs_0_rxpktu_h_dscr.rs_0_state0.rs_0_state1.rs_0_sub_start_des.rs_0_to_eof_bfr_des_addr.rs_0_to_eof_des_addr.rs_0_tx_eof_des_addr.rs_0_tx_erreof_des_addr.rs_0_txlink_dscr.rs_0_txlink_dscr_bf0.rs_0_txlink_dscr_bf1.rs_0_txpkt_e_dscr.rs_0_txpkt_h_dscr.rs_0_txpktu_e_dscr.rs_0_txpktu_h_dscr.rs_0int_clr.rs_0int_ena.rs_0int_ena1.rs_0int_raw.rs_0int_st.rs_0int_st1.rs_0rx_link.rs_0rxfifo_push.rs_0token0.rs_0token1.rs_0tx_link.rs_0txfifo_pop.rs_1_rxlink_dscr.rs_1_rxlink_dscr_bf0.rs_1_rxlink_dscr_bf1.rs_1_state0.rs_1_state1.rs_1_to_eof_bfr_des_addr.rs_1_to_eof_des_addr.rs_1_tx_eof_des_addr.rs_1_tx_erreof_des_addr.rs_1_txlink_dscr.rs_1_txlink_dscr_bf0.rs_1_txlink_dscr_bf1.rs_1int_clr.rs_1int_ena.rs_1int_ena1.rs_1int_raw.rs_1int_st.rs_1int_st1.rs_1rx_link.rs_1rxfifo_push.rs_1token0.rs_1token1.rs_1tx_link.rs_1txfifo_pop.rsahb_test.rsbridge_conf.rscmd_infor0.rscmd_infor1.rsconf0.rsconf1.rsdate.rsid.rsintvec_tohost.rsrx_dscr_conf.rsrx_status.rssdio_crc_st0.rssdio_crc_st1.rssdio_st.rsseq_position.rstoken_lat.rstx_dscr_conf.rstx_status.rs
slchost
host_slc0_host_pf.rshost_slc0host_func1_int_ena.rshost_slc0host_func2_int_ena.rshost_slc0host_int_clr.rshost_slc0host_int_ena.rshost_slc0host_int_ena1.rshost_slc0host_int_raw.rshost_slc0host_int_st.rshost_slc0host_len_wd.rshost_slc0host_rx_infor.rshost_slc0host_token_rdata.rshost_slc0host_token_wdata.rshost_slc1_host_pf.rshost_slc1host_func1_int_ena.rshost_slc1host_func2_int_ena.rshost_slc1host_int_clr.rshost_slc1host_int_ena.rshost_slc1host_int_ena1.rshost_slc1host_int_raw.rshost_slc1host_int_st.rshost_slc1host_rx_infor.rshost_slc1host_token_rdata.rshost_slc1host_token_wdata.rshost_slc_apbwin_conf.rshost_slc_apbwin_rdata.rshost_slc_apbwin_wdata.rshost_slchost_check_sum0.rshost_slchost_check_sum1.rshost_slchost_conf.rshost_slchost_conf_w0.rshost_slchost_conf_w1.rshost_slchost_conf_w10.rshost_slchost_conf_w11.rshost_slchost_conf_w12.rshost_slchost_conf_w13.rshost_slchost_conf_w14.rshost_slchost_conf_w15.rshost_slchost_conf_w2.rshost_slchost_conf_w3.rshost_slchost_conf_w4.rshost_slchost_conf_w5.rshost_slchost_conf_w6.rshost_slchost_conf_w7.rshost_slchost_conf_w8.rshost_slchost_conf_w9.rshost_slchost_func2_0.rshost_slchost_func2_1.rshost_slchost_func2_2.rshost_slchost_gpio_in0.rshost_slchost_gpio_in1.rshost_slchost_gpio_status0.rshost_slchost_gpio_status1.rshost_slchost_inf_st.rshost_slchost_pkt_len.rshost_slchost_pkt_len0.rshost_slchost_pkt_len1.rshost_slchost_pkt_len2.rshost_slchost_rdclr0.rshost_slchost_rdclr1.rshost_slchost_state_w0.rshost_slchost_state_w1.rshost_slchost_token_con.rshost_slchostdate.rshost_slchostid.rs
spi
cache_fctrl.rscache_sctrl.rsclock.rscmd.rsctrl.rsctrl1.rsctrl2.rsdate.rsdma_conf.rsdma_in_link.rsdma_int_clr.rsdma_int_ena.rsdma_int_raw.rsdma_int_st.rsdma_out_link.rsdma_rstatus.rsdma_status.rsdma_tstatus.rsext0.rsext1.rsext2.rsext3.rsin_err_eof_des_addr.rsin_suc_eof_des_addr.rsinlink_dscr.rsinlink_dscr_bf0.rsinlink_dscr_bf1.rsmiso_dlen.rsmosi_dlen.rsout_eof_bfr_des_addr.rsout_eof_des_addr.rsoutlink_dscr.rsoutlink_dscr_bf0.rsoutlink_dscr_bf1.rspin.rsrd_status.rsslave.rsslave1.rsslave2.rsslave3.rsslv_rd_bit.rsslv_rdbuf_dlen.rsslv_wr_status.rsslv_wrbuf_dlen.rssram_cmd.rssram_drd_cmd.rssram_dwr_cmd.rstx_crc.rsuser.rsuser1.rsuser2.rsw0.rsw1.rsw10.rsw11.rsw12.rsw13.rsw14.rsw15.rsw2.rsw3.rsw4.rsw5.rsw6.rsw7.rsw8.rsw9.rs
syscon
apll_tick_conf.rsck8m_tick_conf.rsdate.rspll_tick_conf.rssaradc_ctrl.rssaradc_ctrl2.rssaradc_fsm.rssaradc_sar1_patt_tab1.rssaradc_sar1_patt_tab2.rssaradc_sar1_patt_tab3.rssaradc_sar1_patt_tab4.rssaradc_sar2_patt_tab1.rssaradc_sar2_patt_tab2.rssaradc_sar2_patt_tab3.rssaradc_sar2_patt_tab4.rssysclk_conf.rsxtal_tick_conf.rs
timg
int_clr_timers.rsint_ena_timers.rsint_raw_timers.rsint_st_timers.rslactalarmhi.rslactalarmlo.rslactconfig.rslacthi.rslactlo.rslactload.rslactloadhi.rslactloadlo.rslactrtc.rslactupdate.rsntimers_date.rsrtccalicfg.rsrtccalicfg1.rst0alarmhi.rst0alarmlo.rst0config.rst0hi.rst0lo.rst0load.rst0loadhi.rst0loadlo.rst0update.rst1alarmhi.rst1alarmlo.rst1config.rst1hi.rst1lo.rst1load.rst1loadhi.rst1loadlo.rst1update.rstimgclk.rswdtconfig0.rswdtconfig1.rswdtconfig2.rswdtconfig3.rswdtconfig4.rswdtconfig5.rswdtfeed.rswdtwprotect.rs
uart
at_cmd_char.rsat_cmd_gaptout.rsat_cmd_postcnt.rsat_cmd_precnt.rsautobaud.rsclkdiv.rsconf0.rsconf1.rsdate.rsflow_conf.rshighpulse.rsid.rsidle_conf.rsint_clr.rsint_ena.rsint_raw.rsint_st.rslowpulse.rsmem_cnt_status.rsmem_conf.rsmem_rx_status.rsmem_tx_status.rsnegpulse.rspospulse.rsrs485_conf.rsrx_fifo.rsrxd_cnt.rssleep_conf.rsstatus.rsswfc_conf.rstx_fifo.rs
uhci
ahb_test.rsconf0.rsconf1.rsdate.rsdma_in_dscr.rsdma_in_dscr_bf0.rsdma_in_dscr_bf1.rsdma_in_err_eof_des_addr.rsdma_in_link.rsdma_in_pop.rsdma_in_status.rsdma_in_suc_eof_des_addr.rsdma_out_dscr.rsdma_out_dscr_bf0.rsdma_out_dscr_bf1.rsdma_out_eof_bfr_des_addr.rsdma_out_eof_des_addr.rsdma_out_link.rsdma_out_push.rsdma_out_status.rsesc_conf0.rsesc_conf1.rsesc_conf2.rsesc_conf3.rsescape_conf.rshung_conf.rsint_clr.rsint_ena.rsint_raw.rsint_st.rspkt_thres.rsq0_word0.rsq0_word1.rsq1_word0.rsq1_word1.rsq2_word0.rsq2_word1.rsq3_word0.rsq3_word1.rsq4_word0.rsq4_word1.rsq5_word0.rsq5_word1.rsq6_word0.rsq6_word1.rsquick_sent.rsrx_head.rsstate0.rsstate1.rs
>
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39
#[doc = "Reader of register SCL_STOP_HOLD"] pub type R = crate::R<u32, super::SCL_STOP_HOLD>; #[doc = "Writer for register SCL_STOP_HOLD"] pub type W = crate::W<u32, super::SCL_STOP_HOLD>; #[doc = "Register SCL_STOP_HOLD `reset()`'s with value 0"] impl crate::ResetValue for super::SCL_STOP_HOLD { #[inline(always)] fn reset_value() -> Self::Ux { 0 } } #[doc = "Reader of field `TIME`"] pub type TIME_R = crate::R<u16, u16>; #[doc = "Write proxy for field `TIME`"] pub struct TIME_W<'a> { w: &'a mut W, } impl<'a> TIME_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u16) -> &'a mut W { self.w.bits = (self.w.bits & !0x3fff) | ((value as u32) & 0x3fff); self.w } } impl R { #[doc = "Bits 0:13"] #[inline(always)] pub fn time(&self) -> TIME_R { TIME_R::new((self.bits & 0x3fff) as u16) } } impl W { #[doc = "Bits 0:13"] #[inline(always)] pub fn time(&mut self) -> TIME_W { TIME_W { w: self } } }