vj-sim 0.1.0

Netlist, scheduler and process model of the vj SystemVerilog simulator.
Documentation

vj-sim

Part of vj, a SystemVerilog (IEEE 1800-2023) simulator. See the vj crate for documentation.

Licensed under either of Apache License 2.0 or MIT license at your option.