va416xx 0.5.0

PAC for the Vorago VA416xx family of MCUs
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37

#[doc = "Register `S0_TXFIFOIRQTRG` reader"]
pub type R = crate::R<S0TxfifoirqtrgSpec>;
#[doc = "Register `S0_TXFIFOIRQTRG` writer"]
pub type W = crate::W<S0TxfifoirqtrgSpec>;
#[doc = "Field `LEVEL` reader - Half full level for the Rx FIFO"]
pub type LevelR = crate::FieldReader;
#[doc = "Field `LEVEL` writer - Half full level for the Rx FIFO"]
pub type LevelW<'a, REG> = crate::FieldWriter<'a, REG, 5>;
impl R {
    #[doc = "Bits 0:4 - Half full level for the Rx FIFO"]
    #[inline(always)]
    pub fn level(&self) -> LevelR {
        LevelR::new((self.bits & 0x1f) as u8)
    }
}
impl W {
    #[doc = "Bits 0:4 - Half full level for the Rx FIFO"]
    #[inline(always)]
    pub fn level(&mut self) -> LevelW<'_, S0TxfifoirqtrgSpec> {
        LevelW::new(self, 0)
    }
}
#[doc = "Slave Tx FIFO IRQ Trigger Level\n\nYou can [`read`](crate::Reg::read) this register and get [`s0_txfifoirqtrg::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`s0_txfifoirqtrg::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct S0TxfifoirqtrgSpec;
impl crate::RegisterSpec for S0TxfifoirqtrgSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`s0_txfifoirqtrg::R`](R) reader structure"]
impl crate::Readable for S0TxfifoirqtrgSpec {}
#[doc = "`write(|w| ..)` method takes [`s0_txfifoirqtrg::W`](W) writer structure"]
impl crate::Writable for S0TxfifoirqtrgSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets S0_TXFIFOIRQTRG to value 0x08"]
impl crate::Resettable for S0TxfifoirqtrgSpec {
    const RESET_VALUE: u32 = 0x08;
}