topstitch 0.95.1

Stitch together Verilog modules with Rust
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12

// SPDX-License-Identifier: Apache-2.0

use crate::Intf;

impl Intf {
    pub fn width(&self) -> usize {
        self.get_port_slices()
            .values()
            .map(|slice| slice.width())
            .sum()
    }
}