svd-generator 0.7.0

Converts device information from flattened device tree into an SVD description
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98

use crate::svd::register::{
    create_bit_range, create_enum_value, create_enum_values, create_field, create_field_constraint,
    create_field_enum, create_register, create_register_properties, create_write_constraint,
};
use crate::Result;

/// Creates a StarFive JH7110 SYS SYSCON SYSCFG 39 register.
pub fn create() -> Result<svd::RegisterCluster> {
    let fields: Vec<svd::Field> = [
        create_field(
            "u1_i2c_ic_en",
            "I2C interface enable.",
            create_bit_range("[0:0]")?,
            svd::Access::ReadOnly,
            None,
        )?,
        create_field_constraint(
            "u1_sdio_data_strobe_phase_ctrl",
            "Data strobe delay chain select.",
            create_bit_range("[5:1]")?,
            svd::Access::ReadWrite,
            create_write_constraint(0, 0x1f)?,
            None,
        )?,
        create_field_enum(
            "u1_sdio_hbig_endian",
            "AHB bus interface endianness",
            create_bit_range("[6:6]")?,
            svd::Access::ReadWrite,
            &[create_enum_values(&[
                create_enum_value("little_endian", "Little-endian AHB bus interface", 0)?,
                create_enum_value("big_endian", "Big-endian AHB bus interface", 1)?,
            ])?],
            None,
        )?,
        create_field_enum(
            "u1_sdio_m_hbig_endian",
            "AHB bus interface endianness",
            create_bit_range("[7:7]")?,
            svd::Access::ReadWrite,
            &[create_enum_values(&[
                create_enum_value("little_endian", "Little-endian AHB bus interface", 0)?,
                create_enum_value("big_endian", "Big-endian AHB bus interface", 1)?,
            ])?],
            None,
        )?,
        create_field(
            "u1_reset_ctrl_clr_reset_status",
            "",
            create_bit_range("[8:8]")?,
            svd::Access::ReadWrite,
            None,
        )?,
        create_field(
            "u1_reset_ctrl_pll_timecnt_finish",
            "",
            create_bit_range("[9:9]")?,
            svd::Access::ReadOnly,
            None,
        )?,
        create_field(
            "u1_reset_ctrl_rstn_sw",
            "",
            create_bit_range("[10:10]")?,
            svd::Access::ReadWrite,
            None,
        )?,
        create_field(
            "u1_reset_ctrl_sys_reset_status",
            "",
            create_bit_range("[14:11]")?,
            svd::Access::ReadOnly,
            None,
        )?,
    ]
    .into_iter()
    .chain((2..7).filter_map(|idx| {
        create_field(
            format!("u{idx}_i2c_ic_en").as_str(),
            "I2C interface enable.",
            create_bit_range(format!("[{}:{}]", idx + 13, idx + 13).as_str()).ok()?,
            svd::Access::ReadOnly,
            None,
        )
        .ok()
    }))
    .collect();

    create_register(
        "sys_syscfg39",
        "SYS SYSCONSAIF SYSCFG 156",
        0x9c,
        create_register_properties(32, 0x400)?,
        Some(fields.as_ref()),
        None,
    )
    .map(svd::RegisterCluster::Register)
}