1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
use crate::svd::register::{
create_bit_range, create_field, create_register, create_register_properties,
};
use crate::Result;
/// Creates a StarFive JH7110 SYS SYSCON SYSCFG 9 register.
pub fn create() -> Result<svd::RegisterCluster> {
Ok(svd::RegisterCluster::Register(create_register(
"sys_syscfg9",
"SYS SYSCONSAIF SYSCFG 36",
0x24,
create_register_properties(32, 0xb0_2601)?,
Some(&[
create_field(
"pll0_prediv",
"",
create_bit_range("[5:0]")?,
svd::Access::ReadWrite,
None,
)?,
create_field(
"pll0_testen",
"",
create_bit_range("[6:6]")?,
svd::Access::ReadWrite,
None,
)?,
create_field(
"pll0_testsel",
"",
create_bit_range("[8:7]")?,
svd::Access::ReadWrite,
None,
)?,
create_field(
"pll1_cpi_bias",
"",
create_bit_range("[11:9]")?,
svd::Access::ReadWrite,
None,
)?,
create_field(
"pll1_cpp_bias",
"",
create_bit_range("[14:12]")?,
svd::Access::ReadWrite,
None,
)?,
create_field(
"pll1_dacpd",
"",
create_bit_range("[15:15]")?,
svd::Access::ReadWrite,
None,
)?,
create_field(
"pll1_dsmpd",
"",
create_bit_range("[16:16]")?,
svd::Access::ReadWrite,
None,
)?,
create_field(
"pll1_fbdiv",
"",
create_bit_range("[28:17]")?,
svd::Access::ReadWrite,
None,
)?,
]),
None,
)?))
}