1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
///Register `L1CFBAR` reader
pub type R = crate::R<L1CFBARrs>;
///Register `L1CFBAR` writer
pub type W = crate::W<L1CFBARrs>;
///Field `CFBADD` reader - CFBADD
pub type CFBADD_R = crate::FieldReader<u32>;
///Field `CFBADD` writer - CFBADD
pub type CFBADD_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
impl R {
///Bits 0:31 - CFBADD
#[inline(always)]
pub fn cfbadd(&self) -> CFBADD_R {
CFBADD_R::new(self.bits)
}
}
impl core::fmt::Debug for R {
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
f.debug_struct("L1CFBAR")
.field("cfbadd", &self.cfbadd())
.finish()
}
}
impl W {
///Bits 0:31 - CFBADD
#[inline(always)]
pub fn cfbadd(&mut self) -> CFBADD_W<L1CFBARrs> {
CFBADD_W::new(self, 0)
}
}
/**This register defines the color frame buffer start address which has to point to the address where the pixel data of the top left pixel of a layer is stored in the frame buffer.
You can [`read`](crate::Reg::read) this register and get [`l1cfbar::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`l1cfbar::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP157.html#LTDC:L1CFBAR)*/
pub struct L1CFBARrs;
impl crate::RegisterSpec for L1CFBARrs {
type Ux = u32;
}
///`read()` method returns [`l1cfbar::R`](R) reader structure
impl crate::Readable for L1CFBARrs {}
///`write(|w| ..)` method takes [`l1cfbar::W`](W) writer structure
impl crate::Writable for L1CFBARrs {
type Safety = crate::Unsafe;
}
///`reset()` method sets L1CFBAR to value 0
impl crate::Resettable for L1CFBARrs {}