stm32mp1 0.16.0

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63

///Register `L1BFCR` reader
pub type R = crate::R<L1BFCRrs>;
///Register `L1BFCR` writer
pub type W = crate::W<L1BFCRrs>;
///Field `BF2` reader - BF2
pub type BF2_R = crate::FieldReader;
///Field `BF2` writer - BF2
pub type BF2_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
///Field `BF1` reader - BF1
pub type BF1_R = crate::FieldReader;
///Field `BF1` writer - BF1
pub type BF1_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
impl R {
    ///Bits 0:2 - BF2
    #[inline(always)]
    pub fn bf2(&self) -> BF2_R {
        BF2_R::new((self.bits & 7) as u8)
    }
    ///Bits 8:10 - BF1
    #[inline(always)]
    pub fn bf1(&self) -> BF1_R {
        BF1_R::new(((self.bits >> 8) & 7) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("L1BFCR")
            .field("bf2", &self.bf2())
            .field("bf1", &self.bf1())
            .finish()
    }
}
impl W {
    ///Bits 0:2 - BF2
    #[inline(always)]
    pub fn bf2(&mut self) -> BF2_W<L1BFCRrs> {
        BF2_W::new(self, 0)
    }
    ///Bits 8:10 - BF1
    #[inline(always)]
    pub fn bf1(&mut self) -> BF1_W<L1BFCRrs> {
        BF1_W::new(self, 8)
    }
}
/**This register defines the blending factors F1 and F2. The general blending formula is: BC = BF1 x C + BF2 x Cs BC = blended color BF1 = blend factor 1 C = current layer color BF2 = blend factor 2 Cs = subjacent layers blended color

You can [`read`](crate::Reg::read) this register and get [`l1bfcr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`l1bfcr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP157.html#LTDC:L1BFCR)*/
pub struct L1BFCRrs;
impl crate::RegisterSpec for L1BFCRrs {
    type Ux = u32;
}
///`read()` method returns [`l1bfcr::R`](R) reader structure
impl crate::Readable for L1BFCRrs {}
///`write(|w| ..)` method takes [`l1bfcr::W`](W) writer structure
impl crate::Writable for L1BFCRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets L1BFCR to value 0x0607
impl crate::Resettable for L1BFCRrs {
    const RESET_VALUE: u32 = 0x0607;
}