1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
///Register `GRXSTSR` reader
pub type R = crate::R<GRXSTSRrs>;
///Field `EPNUM` reader - EPNUM
pub type EPNUM_R = crate::FieldReader;
///Field `BCNT` reader - BCNT
pub type BCNT_R = crate::FieldReader<u16>;
///Field `DPID` reader - DPID
pub type DPID_R = crate::FieldReader;
///Field `PKTSTS` reader - PKTSTS
pub type PKTSTS_R = crate::FieldReader;
///Field `FRMNUM` reader - FRMNUM
pub type FRMNUM_R = crate::FieldReader;
///Field `STSPHST` reader - STSPHST
pub type STSPHST_R = crate::BitReader;
impl R {
///Bits 0:3 - EPNUM
#[inline(always)]
pub fn epnum(&self) -> EPNUM_R {
EPNUM_R::new((self.bits & 0x0f) as u8)
}
///Bits 4:14 - BCNT
#[inline(always)]
pub fn bcnt(&self) -> BCNT_R {
BCNT_R::new(((self.bits >> 4) & 0x07ff) as u16)
}
///Bits 15:16 - DPID
#[inline(always)]
pub fn dpid(&self) -> DPID_R {
DPID_R::new(((self.bits >> 15) & 3) as u8)
}
///Bits 17:20 - PKTSTS
#[inline(always)]
pub fn pktsts(&self) -> PKTSTS_R {
PKTSTS_R::new(((self.bits >> 17) & 0x0f) as u8)
}
///Bits 21:24 - FRMNUM
#[inline(always)]
pub fn frmnum(&self) -> FRMNUM_R {
FRMNUM_R::new(((self.bits >> 21) & 0x0f) as u8)
}
///Bit 27 - STSPHST
#[inline(always)]
pub fn stsphst(&self) -> STSPHST_R {
STSPHST_R::new(((self.bits >> 27) & 1) != 0)
}
}
impl core::fmt::Debug for R {
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
f.debug_struct("GRXSTSR")
.field("epnum", &self.epnum())
.field("bcnt", &self.bcnt())
.field("dpid", &self.dpid())
.field("pktsts", &self.pktsts())
.field("frmnum", &self.frmnum())
.field("stsphst", &self.stsphst())
.finish()
}
}
/**This description is for register OTG_GRXSTSR in Device mode. A read to the receive status debug read register returns the contents of the top of the receive FIFO. The core ignores the receive status read when the receive FIFO is empty and returns a value of 0x00000000.
You can [`read`](crate::Reg::read) this register and get [`grxstsr::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP153.html#OTG:GRXSTSR)*/
pub struct GRXSTSRrs;
impl crate::RegisterSpec for GRXSTSRrs {
type Ux = u32;
}
///`read()` method returns [`grxstsr::R`](R) reader structure
impl crate::Readable for GRXSTSRrs {}
///`reset()` method sets GRXSTSR to value 0
impl crate::Resettable for GRXSTSRrs {}