stm32mp1 0.15.1

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109

#[doc = "Register `DDRPHYC_PTR0` reader"]
pub struct R(crate::R<DDRPHYC_PTR0_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DDRPHYC_PTR0_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DDRPHYC_PTR0_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DDRPHYC_PTR0_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `DDRPHYC_PTR0` writer"]
pub struct W(crate::W<DDRPHYC_PTR0_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DDRPHYC_PTR0_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DDRPHYC_PTR0_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DDRPHYC_PTR0_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `TDLLSRST` reader - TDLLSRST"]
pub type TDLLSRST_R = crate::FieldReader<u8, u8>;
#[doc = "Field `TDLLSRST` writer - TDLLSRST"]
pub type TDLLSRST_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DDRPHYC_PTR0_SPEC, u8, u8, 6, O>;
#[doc = "Field `TDLLLOCK` reader - TDLLLOCK"]
pub type TDLLLOCK_R = crate::FieldReader<u16, u16>;
#[doc = "Field `TDLLLOCK` writer - TDLLLOCK"]
pub type TDLLLOCK_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DDRPHYC_PTR0_SPEC, u16, u16, 12, O>;
#[doc = "Field `TITMSRST` reader - TITMSRST"]
pub type TITMSRST_R = crate::FieldReader<u8, u8>;
#[doc = "Field `TITMSRST` writer - TITMSRST"]
pub type TITMSRST_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DDRPHYC_PTR0_SPEC, u8, u8, 4, O>;
impl R {
    #[doc = "Bits 0:5 - TDLLSRST"]
    #[inline(always)]
    pub fn tdllsrst(&self) -> TDLLSRST_R {
        TDLLSRST_R::new((self.bits & 0x3f) as u8)
    }
    #[doc = "Bits 6:17 - TDLLLOCK"]
    #[inline(always)]
    pub fn tdlllock(&self) -> TDLLLOCK_R {
        TDLLLOCK_R::new(((self.bits >> 6) & 0x0fff) as u16)
    }
    #[doc = "Bits 18:21 - TITMSRST"]
    #[inline(always)]
    pub fn titmsrst(&self) -> TITMSRST_R {
        TITMSRST_R::new(((self.bits >> 18) & 0x0f) as u8)
    }
}
impl W {
    #[doc = "Bits 0:5 - TDLLSRST"]
    #[inline(always)]
    pub fn tdllsrst(&mut self) -> TDLLSRST_W<0> {
        TDLLSRST_W::new(self)
    }
    #[doc = "Bits 6:17 - TDLLLOCK"]
    #[inline(always)]
    pub fn tdlllock(&mut self) -> TDLLLOCK_W<6> {
        TDLLLOCK_W::new(self)
    }
    #[doc = "Bits 18:21 - TITMSRST"]
    #[inline(always)]
    pub fn titmsrst(&mut self) -> TITMSRST_W<18> {
        TITMSRST_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "DDRPHYC PT register 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ddrphyc_ptr0](index.html) module"]
pub struct DDRPHYC_PTR0_SPEC;
impl crate::RegisterSpec for DDRPHYC_PTR0_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [ddrphyc_ptr0::R](R) reader structure"]
impl crate::Readable for DDRPHYC_PTR0_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [ddrphyc_ptr0::W](W) writer structure"]
impl crate::Writable for DDRPHYC_PTR0_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets DDRPHYC_PTR0 to value 0x0022_af9b"]
impl crate::Resettable for DDRPHYC_PTR0_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0x0022_af9b
    }
}