stm32mp1 0.15.1

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68

#[doc = "Register `DDRPHYC_DX0GSR1` reader"]
pub struct R(crate::R<DDRPHYC_DX0GSR1_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DDRPHYC_DX0GSR1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DDRPHYC_DX0GSR1_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DDRPHYC_DX0GSR1_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Field `DFTERR` reader - DFTERR"]
pub type DFTERR_R = crate::BitReader<bool>;
#[doc = "Field `DQSDFT` reader - DQSDFT"]
pub type DQSDFT_R = crate::FieldReader<u8, u8>;
#[doc = "Field `RVERR` reader - RVERR"]
pub type RVERR_R = crate::BitReader<bool>;
#[doc = "Field `RVIERR` reader - RVIERR"]
pub type RVIERR_R = crate::BitReader<bool>;
#[doc = "Field `RVPASS` reader - RVPASS"]
pub type RVPASS_R = crate::FieldReader<u8, u8>;
impl R {
    #[doc = "Bit 0 - DFTERR"]
    #[inline(always)]
    pub fn dfterr(&self) -> DFTERR_R {
        DFTERR_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bits 4:5 - DQSDFT"]
    #[inline(always)]
    pub fn dqsdft(&self) -> DQSDFT_R {
        DQSDFT_R::new(((self.bits >> 4) & 3) as u8)
    }
    #[doc = "Bit 12 - RVERR"]
    #[inline(always)]
    pub fn rverr(&self) -> RVERR_R {
        RVERR_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 16 - RVIERR"]
    #[inline(always)]
    pub fn rvierr(&self) -> RVIERR_R {
        RVIERR_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bits 20:22 - RVPASS"]
    #[inline(always)]
    pub fn rvpass(&self) -> RVPASS_R {
        RVPASS_R::new(((self.bits >> 20) & 7) as u8)
    }
}
#[doc = "DDRPHYC byte lane 0 GS register 1\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ddrphyc_dx0gsr1](index.html) module"]
pub struct DDRPHYC_DX0GSR1_SPEC;
impl crate::RegisterSpec for DDRPHYC_DX0GSR1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [ddrphyc_dx0gsr1::R](R) reader structure"]
impl crate::Readable for DDRPHYC_DX0GSR1_SPEC {
    type Reader = R;
}
#[doc = "`reset()` method sets DDRPHYC_DX0GSR1 to value 0"]
impl crate::Resettable for DDRPHYC_DX0GSR1_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}