stm32mp1 0.15.1

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159

#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - GPIO port mode register"]
    pub gpioa_moder: crate::Reg<gpioa_moder::GPIOA_MODER_SPEC>,
    #[doc = "0x04 - GPIO port output type register"]
    pub gpioa_otyper: crate::Reg<gpioa_otyper::GPIOA_OTYPER_SPEC>,
    #[doc = "0x08 - GPIO port output speed register"]
    pub gpioa_ospeedr: crate::Reg<gpioa_ospeedr::GPIOA_OSPEEDR_SPEC>,
    #[doc = "0x0c - GPIO port pull-up/pull-down register"]
    pub gpioa_pupdr: crate::Reg<gpioa_pupdr::GPIOA_PUPDR_SPEC>,
    #[doc = "0x10 - GPIO port input data register"]
    pub gpioa_idr: crate::Reg<gpioa_idr::GPIOA_IDR_SPEC>,
    #[doc = "0x14 - GPIO port output data register"]
    pub gpioa_odr: crate::Reg<gpioa_odr::GPIOA_ODR_SPEC>,
    #[doc = "0x18 - GPIO port bit set/reset register"]
    pub gpioa_bsrr: crate::Reg<gpioa_bsrr::GPIOA_BSRR_SPEC>,
    #[doc = "0x1c - This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits \\[15:0\\]
is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR\\[15:0\\]
must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset. A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence. Each lock bit freezes a specific configuration register (control and alternate function registers)."]
    pub gpioa_lckr: crate::Reg<gpioa_lckr::GPIOA_LCKR_SPEC>,
    #[doc = "0x20 - GPIO alternate function low register"]
    pub gpioa_afrl: crate::Reg<gpioa_afrl::GPIOA_AFRL_SPEC>,
    #[doc = "0x24 - GPIO alternate function high register"]
    pub gpioa_afrh: crate::Reg<gpioa_afrh::GPIOA_AFRH_SPEC>,
    #[doc = "0x28 - GPIO port bit reset register"]
    pub gpioa_brr: crate::Reg<gpioa_brr::GPIOA_BRR_SPEC>,
    _reserved11: [u8; 0x039c],
    #[doc = "0x3c8 - For GPIOA, B, C, D, E, F, G, H, I, J and GPIOK: For GPIOZ:"]
    pub gpioa_hwcfgr10: crate::Reg<gpioa_hwcfgr10::GPIOA_HWCFGR10_SPEC>,
    #[doc = "0x3cc - For GPIOA, B, C, D, E, F, G, H, I, and GPIOJ: For GPIOK and GPIOZ:"]
    pub gpioa_hwcfgr9: crate::Reg<gpioa_hwcfgr9::GPIOA_HWCFGR9_SPEC>,
    #[doc = "0x3d0 - For GPIOA, B, C, D, E, F, G, H, I, and GPIOJ: For GPIOK and GPIOZ:"]
    pub gpioa_hwcfgr8: crate::Reg<gpioa_hwcfgr8::GPIOA_HWCFGR8_SPEC>,
    #[doc = "0x3d4 - GPIO hardware configuration register 7"]
    pub gpioa_hwcfgr7: crate::Reg<gpioa_hwcfgr7::GPIOA_HWCFGR7_SPEC>,
    #[doc = "0x3d8 - GPIO hardware configuration register 6"]
    pub gpioa_hwcfgr6: crate::Reg<gpioa_hwcfgr6::GPIOA_HWCFGR6_SPEC>,
    #[doc = "0x3dc - GPIO hardware configuration register 5"]
    pub gpioa_hwcfgr5: crate::Reg<gpioa_hwcfgr5::GPIOA_HWCFGR5_SPEC>,
    #[doc = "0x3e0 - GPIO hardware configuration register 4"]
    pub gpioa_hwcfgr4: crate::Reg<gpioa_hwcfgr4::GPIOA_HWCFGR4_SPEC>,
    #[doc = "0x3e4 - GPIO hardware configuration register 3"]
    pub gpioa_hwcfgr3: crate::Reg<gpioa_hwcfgr3::GPIOA_HWCFGR3_SPEC>,
    #[doc = "0x3e8 - GPIO hardware configuration register 2"]
    pub gpioa_hwcfgr2: crate::Reg<gpioa_hwcfgr2::GPIOA_HWCFGR2_SPEC>,
    #[doc = "0x3ec - GPIO hardware configuration register 1"]
    pub gpioa_hwcfgr1: crate::Reg<gpioa_hwcfgr1::GPIOA_HWCFGR1_SPEC>,
    #[doc = "0x3f0 - GPIO hardware configuration register 0"]
    pub gpioa_hwcfgr0: crate::Reg<gpioa_hwcfgr0::GPIOA_HWCFGR0_SPEC>,
    #[doc = "0x3f4 - GPIO version register"]
    pub gpioa_verr: crate::Reg<gpioa_verr::GPIOA_VERR_SPEC>,
    #[doc = "0x3f8 - GPIO identification register"]
    pub gpioa_ipidr: crate::Reg<gpioa_ipidr::GPIOA_IPIDR_SPEC>,
    #[doc = "0x3fc - GPIO size identification register"]
    pub gpioa_sidr: crate::Reg<gpioa_sidr::GPIOA_SIDR_SPEC>,
}
#[doc = "GPIOA_MODER register accessor: an alias for `Reg<GPIOA_MODER_SPEC>`"]
pub type GPIOA_MODER = crate::Reg<gpioa_moder::GPIOA_MODER_SPEC>;
#[doc = "GPIO port mode register"]
pub mod gpioa_moder;
#[doc = "GPIOA_OTYPER register accessor: an alias for `Reg<GPIOA_OTYPER_SPEC>`"]
pub type GPIOA_OTYPER = crate::Reg<gpioa_otyper::GPIOA_OTYPER_SPEC>;
#[doc = "GPIO port output type register"]
pub mod gpioa_otyper;
#[doc = "GPIOA_OSPEEDR register accessor: an alias for `Reg<GPIOA_OSPEEDR_SPEC>`"]
pub type GPIOA_OSPEEDR = crate::Reg<gpioa_ospeedr::GPIOA_OSPEEDR_SPEC>;
#[doc = "GPIO port output speed register"]
pub mod gpioa_ospeedr;
#[doc = "GPIOA_PUPDR register accessor: an alias for `Reg<GPIOA_PUPDR_SPEC>`"]
pub type GPIOA_PUPDR = crate::Reg<gpioa_pupdr::GPIOA_PUPDR_SPEC>;
#[doc = "GPIO port pull-up/pull-down register"]
pub mod gpioa_pupdr;
#[doc = "GPIOA_IDR register accessor: an alias for `Reg<GPIOA_IDR_SPEC>`"]
pub type GPIOA_IDR = crate::Reg<gpioa_idr::GPIOA_IDR_SPEC>;
#[doc = "GPIO port input data register"]
pub mod gpioa_idr;
#[doc = "GPIOA_ODR register accessor: an alias for `Reg<GPIOA_ODR_SPEC>`"]
pub type GPIOA_ODR = crate::Reg<gpioa_odr::GPIOA_ODR_SPEC>;
#[doc = "GPIO port output data register"]
pub mod gpioa_odr;
#[doc = "GPIOA_BSRR register accessor: an alias for `Reg<GPIOA_BSRR_SPEC>`"]
pub type GPIOA_BSRR = crate::Reg<gpioa_bsrr::GPIOA_BSRR_SPEC>;
#[doc = "GPIO port bit set/reset register"]
pub mod gpioa_bsrr;
#[doc = "GPIOA_LCKR register accessor: an alias for `Reg<GPIOA_LCKR_SPEC>`"]
pub type GPIOA_LCKR = crate::Reg<gpioa_lckr::GPIOA_LCKR_SPEC>;
#[doc = "This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits \\[15:0\\]
is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR\\[15:0\\]
must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset. A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence. Each lock bit freezes a specific configuration register (control and alternate function registers)."]
pub mod gpioa_lckr;
#[doc = "GPIOA_AFRL register accessor: an alias for `Reg<GPIOA_AFRL_SPEC>`"]
pub type GPIOA_AFRL = crate::Reg<gpioa_afrl::GPIOA_AFRL_SPEC>;
#[doc = "GPIO alternate function low register"]
pub mod gpioa_afrl;
#[doc = "GPIOA_AFRH register accessor: an alias for `Reg<GPIOA_AFRH_SPEC>`"]
pub type GPIOA_AFRH = crate::Reg<gpioa_afrh::GPIOA_AFRH_SPEC>;
#[doc = "GPIO alternate function high register"]
pub mod gpioa_afrh;
#[doc = "GPIOA_BRR register accessor: an alias for `Reg<GPIOA_BRR_SPEC>`"]
pub type GPIOA_BRR = crate::Reg<gpioa_brr::GPIOA_BRR_SPEC>;
#[doc = "GPIO port bit reset register"]
pub mod gpioa_brr;
#[doc = "GPIOA_HWCFGR10 register accessor: an alias for `Reg<GPIOA_HWCFGR10_SPEC>`"]
pub type GPIOA_HWCFGR10 = crate::Reg<gpioa_hwcfgr10::GPIOA_HWCFGR10_SPEC>;
#[doc = "For GPIOA, B, C, D, E, F, G, H, I, J and GPIOK: For GPIOZ:"]
pub mod gpioa_hwcfgr10;
#[doc = "GPIOA_HWCFGR9 register accessor: an alias for `Reg<GPIOA_HWCFGR9_SPEC>`"]
pub type GPIOA_HWCFGR9 = crate::Reg<gpioa_hwcfgr9::GPIOA_HWCFGR9_SPEC>;
#[doc = "For GPIOA, B, C, D, E, F, G, H, I, and GPIOJ: For GPIOK and GPIOZ:"]
pub mod gpioa_hwcfgr9;
#[doc = "GPIOA_HWCFGR8 register accessor: an alias for `Reg<GPIOA_HWCFGR8_SPEC>`"]
pub type GPIOA_HWCFGR8 = crate::Reg<gpioa_hwcfgr8::GPIOA_HWCFGR8_SPEC>;
#[doc = "For GPIOA, B, C, D, E, F, G, H, I, and GPIOJ: For GPIOK and GPIOZ:"]
pub mod gpioa_hwcfgr8;
#[doc = "GPIOA_HWCFGR7 register accessor: an alias for `Reg<GPIOA_HWCFGR7_SPEC>`"]
pub type GPIOA_HWCFGR7 = crate::Reg<gpioa_hwcfgr7::GPIOA_HWCFGR7_SPEC>;
#[doc = "GPIO hardware configuration register 7"]
pub mod gpioa_hwcfgr7;
#[doc = "GPIOA_HWCFGR6 register accessor: an alias for `Reg<GPIOA_HWCFGR6_SPEC>`"]
pub type GPIOA_HWCFGR6 = crate::Reg<gpioa_hwcfgr6::GPIOA_HWCFGR6_SPEC>;
#[doc = "GPIO hardware configuration register 6"]
pub mod gpioa_hwcfgr6;
#[doc = "GPIOA_HWCFGR5 register accessor: an alias for `Reg<GPIOA_HWCFGR5_SPEC>`"]
pub type GPIOA_HWCFGR5 = crate::Reg<gpioa_hwcfgr5::GPIOA_HWCFGR5_SPEC>;
#[doc = "GPIO hardware configuration register 5"]
pub mod gpioa_hwcfgr5;
#[doc = "GPIOA_HWCFGR4 register accessor: an alias for `Reg<GPIOA_HWCFGR4_SPEC>`"]
pub type GPIOA_HWCFGR4 = crate::Reg<gpioa_hwcfgr4::GPIOA_HWCFGR4_SPEC>;
#[doc = "GPIO hardware configuration register 4"]
pub mod gpioa_hwcfgr4;
#[doc = "GPIOA_HWCFGR3 register accessor: an alias for `Reg<GPIOA_HWCFGR3_SPEC>`"]
pub type GPIOA_HWCFGR3 = crate::Reg<gpioa_hwcfgr3::GPIOA_HWCFGR3_SPEC>;
#[doc = "GPIO hardware configuration register 3"]
pub mod gpioa_hwcfgr3;
#[doc = "GPIOA_HWCFGR2 register accessor: an alias for `Reg<GPIOA_HWCFGR2_SPEC>`"]
pub type GPIOA_HWCFGR2 = crate::Reg<gpioa_hwcfgr2::GPIOA_HWCFGR2_SPEC>;
#[doc = "GPIO hardware configuration register 2"]
pub mod gpioa_hwcfgr2;
#[doc = "GPIOA_HWCFGR1 register accessor: an alias for `Reg<GPIOA_HWCFGR1_SPEC>`"]
pub type GPIOA_HWCFGR1 = crate::Reg<gpioa_hwcfgr1::GPIOA_HWCFGR1_SPEC>;
#[doc = "GPIO hardware configuration register 1"]
pub mod gpioa_hwcfgr1;
#[doc = "GPIOA_HWCFGR0 register accessor: an alias for `Reg<GPIOA_HWCFGR0_SPEC>`"]
pub type GPIOA_HWCFGR0 = crate::Reg<gpioa_hwcfgr0::GPIOA_HWCFGR0_SPEC>;
#[doc = "GPIO hardware configuration register 0"]
pub mod gpioa_hwcfgr0;
#[doc = "GPIOA_VERR register accessor: an alias for `Reg<GPIOA_VERR_SPEC>`"]
pub type GPIOA_VERR = crate::Reg<gpioa_verr::GPIOA_VERR_SPEC>;
#[doc = "GPIO version register"]
pub mod gpioa_verr;
#[doc = "GPIOA_IPIDR register accessor: an alias for `Reg<GPIOA_IPIDR_SPEC>`"]
pub type GPIOA_IPIDR = crate::Reg<gpioa_ipidr::GPIOA_IPIDR_SPEC>;
#[doc = "GPIO identification register"]
pub mod gpioa_ipidr;
#[doc = "GPIOA_SIDR register accessor: an alias for `Reg<GPIOA_SIDR_SPEC>`"]
pub type GPIOA_SIDR = crate::Reg<gpioa_sidr::GPIOA_SIDR_SPEC>;
#[doc = "GPIO size identification register"]
pub mod gpioa_sidr;