stm32mp1 0.15.1

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35

#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - DLYB control register"]
    pub dlyb_cr: crate::Reg<dlyb_cr::DLYB_CR_SPEC>,
    #[doc = "0x04 - DLYB configuration register"]
    pub dlyb_cfgr: crate::Reg<dlyb_cfgr::DLYB_CFGR_SPEC>,
    _reserved2: [u8; 0x03ec],
    #[doc = "0x3f4 - DLYB IP version register"]
    pub dlyb_verr: crate::Reg<dlyb_verr::DLYB_VERR_SPEC>,
    #[doc = "0x3f8 - DLYB IP identification register"]
    pub dlyb_ipidr: crate::Reg<dlyb_ipidr::DLYB_IPIDR_SPEC>,
    #[doc = "0x3fc - DLYB size ID register"]
    pub dlyb_sidr: crate::Reg<dlyb_sidr::DLYB_SIDR_SPEC>,
}
#[doc = "DLYB_CR register accessor: an alias for `Reg<DLYB_CR_SPEC>`"]
pub type DLYB_CR = crate::Reg<dlyb_cr::DLYB_CR_SPEC>;
#[doc = "DLYB control register"]
pub mod dlyb_cr;
#[doc = "DLYB_CFGR register accessor: an alias for `Reg<DLYB_CFGR_SPEC>`"]
pub type DLYB_CFGR = crate::Reg<dlyb_cfgr::DLYB_CFGR_SPEC>;
#[doc = "DLYB configuration register"]
pub mod dlyb_cfgr;
#[doc = "DLYB_VERR register accessor: an alias for `Reg<DLYB_VERR_SPEC>`"]
pub type DLYB_VERR = crate::Reg<dlyb_verr::DLYB_VERR_SPEC>;
#[doc = "DLYB IP version register"]
pub mod dlyb_verr;
#[doc = "DLYB_IPIDR register accessor: an alias for `Reg<DLYB_IPIDR_SPEC>`"]
pub type DLYB_IPIDR = crate::Reg<dlyb_ipidr::DLYB_IPIDR_SPEC>;
#[doc = "DLYB IP identification register"]
pub mod dlyb_ipidr;
#[doc = "DLYB_SIDR register accessor: an alias for `Reg<DLYB_SIDR_SPEC>`"]
pub type DLYB_SIDR = crate::Reg<dlyb_sidr::DLYB_SIDR_SPEC>;
#[doc = "DLYB size ID register"]
pub mod dlyb_sidr;