stm32h7 0.16.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59

///Register `OPAMP1_OTR` reader
pub type R = crate::R<OPAMP1_OTRrs>;
///Register `OPAMP1_OTR` writer
pub type W = crate::W<OPAMP1_OTRrs>;
///Field `TRIMOFFSETN` reader - Trim for NMOS differential pairs
pub type TRIMOFFSETN_R = crate::FieldReader;
///Field `TRIMOFFSETN` writer - Trim for NMOS differential pairs
pub type TRIMOFFSETN_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
///Field `TRIMOFFSETP` reader - Trim for PMOS differential pairs
pub type TRIMOFFSETP_R = crate::FieldReader;
///Field `TRIMOFFSETP` writer - Trim for PMOS differential pairs
pub type TRIMOFFSETP_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
impl R {
    ///Bits 0:4 - Trim for NMOS differential pairs
    #[inline(always)]
    pub fn trimoffsetn(&self) -> TRIMOFFSETN_R {
        TRIMOFFSETN_R::new((self.bits & 0x1f) as u8)
    }
    ///Bits 8:12 - Trim for PMOS differential pairs
    #[inline(always)]
    pub fn trimoffsetp(&self) -> TRIMOFFSETP_R {
        TRIMOFFSETP_R::new(((self.bits >> 8) & 0x1f) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OPAMP1_OTR")
            .field("trimoffsetn", &self.trimoffsetn())
            .field("trimoffsetp", &self.trimoffsetp())
            .finish()
    }
}
impl W {
    ///Bits 0:4 - Trim for NMOS differential pairs
    #[inline(always)]
    pub fn trimoffsetn(&mut self) -> TRIMOFFSETN_W<OPAMP1_OTRrs> {
        TRIMOFFSETN_W::new(self, 0)
    }
    ///Bits 8:12 - Trim for PMOS differential pairs
    #[inline(always)]
    pub fn trimoffsetp(&mut self) -> TRIMOFFSETP_W<OPAMP1_OTRrs> {
        TRIMOFFSETP_W::new(self, 8)
    }
}
/**OPAMP1 offset trimming register in normal mode

You can [`read`](crate::Reg::read) this register and get [`opamp1_otr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`opamp1_otr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct OPAMP1_OTRrs;
impl crate::RegisterSpec for OPAMP1_OTRrs {
    type Ux = u32;
}
///`read()` method returns [`opamp1_otr::R`](R) reader structure
impl crate::Readable for OPAMP1_OTRrs {}
///`write(|w| ..)` method takes [`opamp1_otr::W`](W) writer structure
impl crate::Writable for OPAMP1_OTRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets OPAMP1_OTR to value 0
impl crate::Resettable for OPAMP1_OTRrs {}