stm32h7 0.16.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53

///Register `TSR` reader
pub type R = crate::R<TSRrs>;
///Field `AFCS` reader - absolute frame counter status This bit returns the status of the absolute frame counter.
pub type AFCS_R = crate::BitReader;
///Field `ALCS` reader - absolute line counter status This bit returns the status of the absolute line counter.
pub type ALCS_R = crate::BitReader;
///Field `RFC1S` reader - relative frame counter 1 status This bit returns the status of the relative frame counter 1.
pub type RFC1S_R = crate::BitReader;
///Field `RFC2S` reader - relative frame counter 2 status This bit returns the status of the relative frame counter 2.
pub type RFC2S_R = crate::BitReader;
impl R {
    ///Bit 0 - absolute frame counter status This bit returns the status of the absolute frame counter.
    #[inline(always)]
    pub fn afcs(&self) -> AFCS_R {
        AFCS_R::new((self.bits & 1) != 0)
    }
    ///Bit 4 - absolute line counter status This bit returns the status of the absolute line counter.
    #[inline(always)]
    pub fn alcs(&self) -> ALCS_R {
        ALCS_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 16 - relative frame counter 1 status This bit returns the status of the relative frame counter 1.
    #[inline(always)]
    pub fn rfc1s(&self) -> RFC1S_R {
        RFC1S_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 20 - relative frame counter 2 status This bit returns the status of the relative frame counter 2.
    #[inline(always)]
    pub fn rfc2s(&self) -> RFC2S_R {
        RFC2S_R::new(((self.bits >> 20) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TSR")
            .field("afcs", &self.afcs())
            .field("alcs", &self.alcs())
            .field("rfc1s", &self.rfc1s())
            .field("rfc2s", &self.rfc2s())
            .finish()
    }
}
/**GFXTIM timers status register

You can [`read`](crate::Reg::read) this register and get [`tsr::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct TSRrs;
impl crate::RegisterSpec for TSRrs {
    type Ux = u32;
}
///`read()` method returns [`tsr::R`](R) reader structure
impl crate::Readable for TSRrs {}
///`reset()` method sets TSR to value 0
impl crate::Resettable for TSRrs {}