stm32h7 0.16.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27

///Register `ECCR` reader
pub type R = crate::R<ECCRrs>;
///Field `ECC` reader - ECC result This field contains the value computed by the ECC computation logic. Table 184 describes the contents of these bitfields.
pub type ECC_R = crate::FieldReader<u32>;
impl R {
    ///Bits 0:31 - ECC result This field contains the value computed by the ECC computation logic. Table 184 describes the contents of these bitfields.
    #[inline(always)]
    pub fn ecc(&self) -> ECC_R {
        ECC_R::new(self.bits)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ECCR").field("ecc", &self.ecc()).finish()
    }
}
/**ECC result registers

You can [`read`](crate::Reg::read) this register and get [`eccr::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct ECCRrs;
impl crate::RegisterSpec for ECCRrs {
    type Ux = u32;
}
///`read()` method returns [`eccr::R`](R) reader structure
impl crate::Readable for ECCRrs {}
///`reset()` method sets ECCR to value 0
impl crate::Resettable for ECCRrs {}