1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
///Register `TARG7_FN_MOD` reader
pub type R = crate::R<TARG7_FN_MODrs>;
///Register `TARG7_FN_MOD` writer
pub type W = crate::W<TARG7_FN_MODrs>;
///Field `READ_ISS_OVERRIDE` reader - Override AMIB read issuing capability
pub type READ_ISS_OVERRIDE_R = crate::BitReader;
///Field `READ_ISS_OVERRIDE` writer - Override AMIB read issuing capability
pub type READ_ISS_OVERRIDE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `WRITE_ISS_OVERRIDE` reader - Override AMIB write issuing capability
pub type WRITE_ISS_OVERRIDE_R = crate::BitReader;
///Field `WRITE_ISS_OVERRIDE` writer - Override AMIB write issuing capability
pub type WRITE_ISS_OVERRIDE_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
///Bit 0 - Override AMIB read issuing capability
#[inline(always)]
pub fn read_iss_override(&self) -> READ_ISS_OVERRIDE_R {
READ_ISS_OVERRIDE_R::new((self.bits & 1) != 0)
}
///Bit 1 - Override AMIB write issuing capability
#[inline(always)]
pub fn write_iss_override(&self) -> WRITE_ISS_OVERRIDE_R {
WRITE_ISS_OVERRIDE_R::new(((self.bits >> 1) & 1) != 0)
}
}
impl core::fmt::Debug for R {
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
f.debug_struct("TARG7_FN_MOD")
.field("read_iss_override", &self.read_iss_override())
.field("write_iss_override", &self.write_iss_override())
.finish()
}
}
impl W {
///Bit 0 - Override AMIB read issuing capability
#[inline(always)]
pub fn read_iss_override(&mut self) -> READ_ISS_OVERRIDE_W<TARG7_FN_MODrs> {
READ_ISS_OVERRIDE_W::new(self, 0)
}
///Bit 1 - Override AMIB write issuing capability
#[inline(always)]
pub fn write_iss_override(&mut self) -> WRITE_ISS_OVERRIDE_W<TARG7_FN_MODrs> {
WRITE_ISS_OVERRIDE_W::new(self, 1)
}
}
/**AXI interconnect - TARG x long burst functionality modification
You can [`read`](crate::Reg::read) this register and get [`targ7_fn_mod::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`targ7_fn_mod::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct TARG7_FN_MODrs;
impl crate::RegisterSpec for TARG7_FN_MODrs {
type Ux = u32;
}
///`read()` method returns [`targ7_fn_mod::R`](R) reader structure
impl crate::Readable for TARG7_FN_MODrs {}
///`write(|w| ..)` method takes [`targ7_fn_mod::W`](W) writer structure
impl crate::Writable for TARG7_FN_MODrs {
type Safety = crate::Unsafe;
}
///`reset()` method sets TARG7_FN_MOD to value 0x04
impl crate::Resettable for TARG7_FN_MODrs {
const RESET_VALUE: u32 = 0x04;
}