stm32g4-staging 0.22.0

Device support crates for STM32G4 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69

///Register `TEST` reader
pub type R = crate::R<TESTrs>;
///Register `TEST` writer
pub type W = crate::W<TESTrs>;
///Field `LBCK` reader - Loop back mode
pub type LBCK_R = crate::BitReader;
///Field `LBCK` writer - Loop back mode
pub type LBCK_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TX` reader - Control of transmit pin
pub type TX_R = crate::FieldReader;
///Field `TX` writer - Control of transmit pin
pub type TX_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `RX` reader - Receive pin Monitors the actual value of pin FDCANx_RX
pub type RX_R = crate::BitReader;
impl R {
    ///Bit 4 - Loop back mode
    #[inline(always)]
    pub fn lbck(&self) -> LBCK_R {
        LBCK_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bits 5:6 - Control of transmit pin
    #[inline(always)]
    pub fn tx(&self) -> TX_R {
        TX_R::new(((self.bits >> 5) & 3) as u8)
    }
    ///Bit 7 - Receive pin Monitors the actual value of pin FDCANx_RX
    #[inline(always)]
    pub fn rx(&self) -> RX_R {
        RX_R::new(((self.bits >> 7) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TEST")
            .field("lbck", &self.lbck())
            .field("tx", &self.tx())
            .field("rx", &self.rx())
            .finish()
    }
}
impl W {
    ///Bit 4 - Loop back mode
    #[inline(always)]
    pub fn lbck(&mut self) -> LBCK_W<TESTrs> {
        LBCK_W::new(self, 4)
    }
    ///Bits 5:6 - Control of transmit pin
    #[inline(always)]
    pub fn tx(&mut self) -> TX_W<TESTrs> {
        TX_W::new(self, 5)
    }
}
/**FDCAN test register

You can [`read`](crate::Reg::read) this register and get [`test::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`test::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32G441.html#FDCAN:TEST)*/
pub struct TESTrs;
impl crate::RegisterSpec for TESTrs {
    type Ux = u32;
}
///`read()` method returns [`test::R`](R) reader structure
impl crate::Readable for TESTrs {}
///`write(|w| ..)` method takes [`test::W`](W) writer structure
impl crate::Writable for TESTrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets TEST to value 0
impl crate::Resettable for TESTrs {}