stm32g0 0.16.0

Device support crates for STM32G0 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46

///Register `SUSP5R` reader
pub type R = crate::R<SUSP5Rrs>;
///Register `SUSP5R` writer
pub type W = crate::W<SUSP5Rrs>;
///Field `SUSP` reader - AES suspend register 5
pub type SUSP_R = crate::FieldReader<u32>;
///Field `SUSP` writer - AES suspend register 5
pub type SUSP_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32, crate::Safe>;
impl R {
    ///Bits 0:31 - AES suspend register 5
    #[inline(always)]
    pub fn susp(&self) -> SUSP_R {
        SUSP_R::new(self.bits)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SUSP5R")
            .field("susp", &self.susp())
            .finish()
    }
}
impl W {
    ///Bits 0:31 - AES suspend register 5
    #[inline(always)]
    pub fn susp(&mut self) -> SUSP_W<SUSP5Rrs> {
        SUSP_W::new(self, 0)
    }
}
/**AES suspend register 5

You can [`read`](crate::Reg::read) this register and get [`susp5r::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`susp5r::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32G081.html#AES:SUSP5R)*/
pub struct SUSP5Rrs;
impl crate::RegisterSpec for SUSP5Rrs {
    type Ux = u32;
}
///`read()` method returns [`susp5r::R`](R) reader structure
impl crate::Readable for SUSP5Rrs {}
///`write(|w| ..)` method takes [`susp5r::W`](W) writer structure
impl crate::Writable for SUSP5Rrs {
    type Safety = crate::Safe;
}
///`reset()` method sets SUSP5R to value 0
impl crate::Resettable for SUSP5Rrs {}