stm32f7 0.14.0

Device support crates for STM32F7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52

#[doc = "Register `OTG_HS_DTXFSTS4` reader"]
pub struct R(crate::R<OTG_HS_DTXFSTS4_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<OTG_HS_DTXFSTS4_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<OTG_HS_DTXFSTS4_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<OTG_HS_DTXFSTS4_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Field `INEPTFSAV` reader - IN endpoint TxFIFO space avail"]
pub struct INEPTFSAV_R(crate::FieldReader<u16, u16>);
impl INEPTFSAV_R {
    pub(crate) fn new(bits: u16) -> Self {
        INEPTFSAV_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for INEPTFSAV_R {
    type Target = crate::FieldReader<u16, u16>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl R {
    #[doc = "Bits 0:15 - IN endpoint TxFIFO space avail"]
    #[inline(always)]
    pub fn ineptfsav(&self) -> INEPTFSAV_R {
        INEPTFSAV_R::new((self.bits & 0xffff) as u16)
    }
}
#[doc = "OTG_HS device IN endpoint transmit FIFO status register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [otg_hs_dtxfsts4](index.html) module"]
pub struct OTG_HS_DTXFSTS4_SPEC;
impl crate::RegisterSpec for OTG_HS_DTXFSTS4_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [otg_hs_dtxfsts4::R](R) reader structure"]
impl crate::Readable for OTG_HS_DTXFSTS4_SPEC {
    type Reader = R;
}
#[doc = "`reset()` method sets OTG_HS_DTXFSTS4 to value 0"]
impl crate::Resettable for OTG_HS_DTXFSTS4_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}