stm32f4 0.11.0

Device support crates for STM32F4 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152

#[doc = "Reader of register DSI_PUCR"]
pub type R = crate::R<u32, super::DSI_PUCR>;
#[doc = "Writer for register DSI_PUCR"]
pub type W = crate::W<u32, super::DSI_PUCR>;
#[doc = "Register DSI_PUCR `reset()`'s with value 0"]
impl crate::ResetValue for super::DSI_PUCR {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
#[doc = "Reader of field `UEDL`"]
pub type UEDL_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `UEDL`"]
pub struct UEDL_W<'a> {
    w: &'a mut W,
}
impl<'a> UEDL_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3);
        self.w
    }
}
#[doc = "Reader of field `URDL`"]
pub type URDL_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `URDL`"]
pub struct URDL_W<'a> {
    w: &'a mut W,
}
impl<'a> URDL_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2);
        self.w
    }
}
#[doc = "Reader of field `UECL`"]
pub type UECL_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `UECL`"]
pub struct UECL_W<'a> {
    w: &'a mut W,
}
impl<'a> UECL_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1);
        self.w
    }
}
#[doc = "Reader of field `URCL`"]
pub type URCL_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `URCL`"]
pub struct URCL_W<'a> {
    w: &'a mut W,
}
impl<'a> URCL_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01);
        self.w
    }
}
impl R {
    #[doc = "Bit 3 - ULPS Exit on Data Lane"]
    #[inline(always)]
    pub fn uedl(&self) -> UEDL_R {
        UEDL_R::new(((self.bits >> 3) & 0x01) != 0)
    }
    #[doc = "Bit 2 - ULPS Request on Data Lane"]
    #[inline(always)]
    pub fn urdl(&self) -> URDL_R {
        URDL_R::new(((self.bits >> 2) & 0x01) != 0)
    }
    #[doc = "Bit 1 - ULPS Exit on Clock Lane"]
    #[inline(always)]
    pub fn uecl(&self) -> UECL_R {
        UECL_R::new(((self.bits >> 1) & 0x01) != 0)
    }
    #[doc = "Bit 0 - ULPS Request on Clock Lane"]
    #[inline(always)]
    pub fn urcl(&self) -> URCL_R {
        URCL_R::new((self.bits & 0x01) != 0)
    }
}
impl W {
    #[doc = "Bit 3 - ULPS Exit on Data Lane"]
    #[inline(always)]
    pub fn uedl(&mut self) -> UEDL_W {
        UEDL_W { w: self }
    }
    #[doc = "Bit 2 - ULPS Request on Data Lane"]
    #[inline(always)]
    pub fn urdl(&mut self) -> URDL_W {
        URDL_W { w: self }
    }
    #[doc = "Bit 1 - ULPS Exit on Clock Lane"]
    #[inline(always)]
    pub fn uecl(&mut self) -> UECL_W {
        UECL_W { w: self }
    }
    #[doc = "Bit 0 - ULPS Request on Clock Lane"]
    #[inline(always)]
    pub fn urcl(&mut self) -> URCL_W {
        URCL_W { w: self }
    }
}