stm32f3-staging 0.17.0

Device support crates for STM32F3 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233

///Register `IOGCSR` reader
pub type R = crate::R<IOGCSRrs>;
///Register `IOGCSR` writer
pub type W = crate::W<IOGCSRrs>;
///Field `G1E` reader - Analog I/O group x enable
pub type G1E_R = crate::BitReader;
///Field `G1E` writer - Analog I/O group x enable
pub type G1E_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `G2E` reader - Analog I/O group x enable
pub type G2E_R = crate::BitReader;
///Field `G2E` writer - Analog I/O group x enable
pub type G2E_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `G3E` reader - Analog I/O group x enable
pub type G3E_R = crate::BitReader;
///Field `G3E` writer - Analog I/O group x enable
pub type G3E_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `G4E` reader - Analog I/O group x enable
pub type G4E_R = crate::BitReader;
///Field `G4E` writer - Analog I/O group x enable
pub type G4E_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `G5E` reader - Analog I/O group x enable
pub type G5E_R = crate::BitReader;
///Field `G5E` writer - Analog I/O group x enable
pub type G5E_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `G6E` reader - Analog I/O group x enable
pub type G6E_R = crate::BitReader;
///Field `G6E` writer - Analog I/O group x enable
pub type G6E_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `G7E` reader - Analog I/O group x enable
pub type G7E_R = crate::BitReader;
///Field `G7E` writer - Analog I/O group x enable
pub type G7E_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `G8E` reader - Analog I/O group x enable
pub type G8E_R = crate::BitReader;
///Field `G8E` writer - Analog I/O group x enable
pub type G8E_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `G1S` reader - Analog I/O group x status
pub type G1S_R = crate::BitReader;
///Field `G2S` reader - Analog I/O group x status
pub type G2S_R = crate::BitReader;
///Field `G3S` reader - Analog I/O group x status
pub type G3S_R = crate::BitReader;
///Field `G4S` reader - Analog I/O group x status
pub type G4S_R = crate::BitReader;
///Field `G5S` reader - Analog I/O group x status
pub type G5S_R = crate::BitReader;
///Field `G6S` reader - Analog I/O group x status
pub type G6S_R = crate::BitReader;
///Field `G7S` reader - Analog I/O group x status
pub type G7S_R = crate::BitReader;
///Field `G7S` writer - Analog I/O group x status
pub type G7S_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `G8S` reader - Analog I/O group x status
pub type G8S_R = crate::BitReader;
///Field `G8S` writer - Analog I/O group x status
pub type G8S_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - Analog I/O group x enable
    #[inline(always)]
    pub fn g1e(&self) -> G1E_R {
        G1E_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Analog I/O group x enable
    #[inline(always)]
    pub fn g2e(&self) -> G2E_R {
        G2E_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - Analog I/O group x enable
    #[inline(always)]
    pub fn g3e(&self) -> G3E_R {
        G3E_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - Analog I/O group x enable
    #[inline(always)]
    pub fn g4e(&self) -> G4E_R {
        G4E_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - Analog I/O group x enable
    #[inline(always)]
    pub fn g5e(&self) -> G5E_R {
        G5E_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - Analog I/O group x enable
    #[inline(always)]
    pub fn g6e(&self) -> G6E_R {
        G6E_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - Analog I/O group x enable
    #[inline(always)]
    pub fn g7e(&self) -> G7E_R {
        G7E_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - Analog I/O group x enable
    #[inline(always)]
    pub fn g8e(&self) -> G8E_R {
        G8E_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 16 - Analog I/O group x status
    #[inline(always)]
    pub fn g1s(&self) -> G1S_R {
        G1S_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - Analog I/O group x status
    #[inline(always)]
    pub fn g2s(&self) -> G2S_R {
        G2S_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - Analog I/O group x status
    #[inline(always)]
    pub fn g3s(&self) -> G3S_R {
        G3S_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - Analog I/O group x status
    #[inline(always)]
    pub fn g4s(&self) -> G4S_R {
        G4S_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - Analog I/O group x status
    #[inline(always)]
    pub fn g5s(&self) -> G5S_R {
        G5S_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - Analog I/O group x status
    #[inline(always)]
    pub fn g6s(&self) -> G6S_R {
        G6S_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - Analog I/O group x status
    #[inline(always)]
    pub fn g7s(&self) -> G7S_R {
        G7S_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - Analog I/O group x status
    #[inline(always)]
    pub fn g8s(&self) -> G8S_R {
        G8S_R::new(((self.bits >> 23) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IOGCSR")
            .field("g8s", &self.g8s())
            .field("g7s", &self.g7s())
            .field("g6s", &self.g6s())
            .field("g5s", &self.g5s())
            .field("g4s", &self.g4s())
            .field("g3s", &self.g3s())
            .field("g2s", &self.g2s())
            .field("g1s", &self.g1s())
            .field("g8e", &self.g8e())
            .field("g7e", &self.g7e())
            .field("g6e", &self.g6e())
            .field("g5e", &self.g5e())
            .field("g4e", &self.g4e())
            .field("g3e", &self.g3e())
            .field("g2e", &self.g2e())
            .field("g1e", &self.g1e())
            .finish()
    }
}
impl W {
    ///Bit 0 - Analog I/O group x enable
    #[inline(always)]
    pub fn g1e(&mut self) -> G1E_W<IOGCSRrs> {
        G1E_W::new(self, 0)
    }
    ///Bit 1 - Analog I/O group x enable
    #[inline(always)]
    pub fn g2e(&mut self) -> G2E_W<IOGCSRrs> {
        G2E_W::new(self, 1)
    }
    ///Bit 2 - Analog I/O group x enable
    #[inline(always)]
    pub fn g3e(&mut self) -> G3E_W<IOGCSRrs> {
        G3E_W::new(self, 2)
    }
    ///Bit 3 - Analog I/O group x enable
    #[inline(always)]
    pub fn g4e(&mut self) -> G4E_W<IOGCSRrs> {
        G4E_W::new(self, 3)
    }
    ///Bit 4 - Analog I/O group x enable
    #[inline(always)]
    pub fn g5e(&mut self) -> G5E_W<IOGCSRrs> {
        G5E_W::new(self, 4)
    }
    ///Bit 5 - Analog I/O group x enable
    #[inline(always)]
    pub fn g6e(&mut self) -> G6E_W<IOGCSRrs> {
        G6E_W::new(self, 5)
    }
    ///Bit 6 - Analog I/O group x enable
    #[inline(always)]
    pub fn g7e(&mut self) -> G7E_W<IOGCSRrs> {
        G7E_W::new(self, 6)
    }
    ///Bit 7 - Analog I/O group x enable
    #[inline(always)]
    pub fn g8e(&mut self) -> G8E_W<IOGCSRrs> {
        G8E_W::new(self, 7)
    }
    ///Bit 22 - Analog I/O group x status
    #[inline(always)]
    pub fn g7s(&mut self) -> G7S_W<IOGCSRrs> {
        G7S_W::new(self, 22)
    }
    ///Bit 23 - Analog I/O group x status
    #[inline(always)]
    pub fn g8s(&mut self) -> G8S_W<IOGCSRrs> {
        G8S_W::new(self, 23)
    }
}
/**I/O group control status register

You can [`read`](crate::Reg::read) this register and get [`iogcsr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`iogcsr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F373.html#TSC:IOGCSR)*/
pub struct IOGCSRrs;
impl crate::RegisterSpec for IOGCSRrs {
    type Ux = u32;
}
///`read()` method returns [`iogcsr::R`](R) reader structure
impl crate::Readable for IOGCSRrs {}
///`write(|w| ..)` method takes [`iogcsr::W`](W) writer structure
impl crate::Writable for IOGCSRrs {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets IOGCSR to value 0
impl crate::Resettable for IOGCSRrs {
    const RESET_VALUE: u32 = 0;
}