1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
///Register block
/**IMR (rw) register accessor: Interrupt mask register (EXTI_IMR)
You can [`read`](crate::Reg::read) this register and get [`imr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`imr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F107.html#EXTI:IMR)
For information about available fields see [`mod@imr`] module*/
pub type IMR = crate Reg;
///Interrupt mask register (EXTI_IMR)
/**EMR (rw) register accessor: Event mask register (EXTI_EMR)
You can [`read`](crate::Reg::read) this register and get [`emr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`emr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F107.html#EXTI:EMR)
For information about available fields see [`mod@emr`] module*/
pub type EMR = crate Reg;
///Event mask register (EXTI_EMR)
/**RTSR (rw) register accessor: Rising Trigger selection register (EXTI_RTSR)
You can [`read`](crate::Reg::read) this register and get [`rtsr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`rtsr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F107.html#EXTI:RTSR)
For information about available fields see [`mod@rtsr`] module*/
pub type RTSR = crate Reg;
///Rising Trigger selection register (EXTI_RTSR)
/**FTSR (rw) register accessor: Falling Trigger selection register (EXTI_FTSR)
You can [`read`](crate::Reg::read) this register and get [`ftsr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ftsr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F107.html#EXTI:FTSR)
For information about available fields see [`mod@ftsr`] module*/
pub type FTSR = crate Reg;
///Falling Trigger selection register (EXTI_FTSR)
/**SWIER (rw) register accessor: Software interrupt event register (EXTI_SWIER)
You can [`read`](crate::Reg::read) this register and get [`swier::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`swier::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F107.html#EXTI:SWIER)
For information about available fields see [`mod@swier`] module*/
pub type SWIER = crate Reg;
///Software interrupt event register (EXTI_SWIER)
/**PR (rw) register accessor: Pending register (EXTI_PR)
You can [`read`](crate::Reg::read) this register and get [`pr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F107.html#EXTI:PR)
For information about available fields see [`mod@pr`] module*/
pub type PR = crate Reg;
///Pending register (EXTI_PR)