s32k144 0.10.0

Peripheral access API for NXP S32K144 microcontrollers (generated using svd2rust)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165

#[doc = r" Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - Processor X Type Register"]
    pub cpx_type: CPXTYPE,
    #[doc = "0x04 - Processor X Number Register"]
    pub cpx_num: CPXNUM,
    #[doc = "0x08 - Processor X Master Register"]
    pub cpx_master: CPXMASTER,
    #[doc = "0x0c - Processor X Count Register"]
    pub cpx_count: CPXCOUNT,
    #[doc = "0x10 - Processor X Configuration Register 0"]
    pub cpx_cfg0: CPXCFG0,
    #[doc = "0x14 - Processor X Configuration Register 1"]
    pub cpx_cfg1: CPXCFG1,
    #[doc = "0x18 - Processor X Configuration Register 2"]
    pub cpx_cfg2: CPXCFG2,
    #[doc = "0x1c - Processor X Configuration Register 3"]
    pub cpx_cfg3: CPXCFG3,
    #[doc = "0x20 - Processor 0 Type Register"]
    pub cp0type: CP0TYPE,
    #[doc = "0x24 - Processor 0 Number Register"]
    pub cp0num: CP0NUM,
    #[doc = "0x28 - Processor 0 Master Register"]
    pub cp0master: CP0MASTER,
    #[doc = "0x2c - Processor 0 Count Register"]
    pub cp0count: CP0COUNT,
    #[doc = "0x30 - Processor 0 Configuration Register 0"]
    pub cp0cfg0: CP0CFG0,
    #[doc = "0x34 - Processor 0 Configuration Register 1"]
    pub cp0cfg1: CP0CFG1,
    #[doc = "0x38 - Processor 0 Configuration Register 2"]
    pub cp0cfg2: CP0CFG2,
    #[doc = "0x3c - Processor 0 Configuration Register 3"]
    pub cp0cfg3: CP0CFG3,
    _reserved0: [u8; 960usize],
    #[doc = "0x400 - On-Chip Memory Descriptor Register"]
    pub ocmdr0: OCMDR0,
    #[doc = "0x404 - On-Chip Memory Descriptor Register"]
    pub ocmdr1: OCMDR1,
    #[doc = "0x408 - On-Chip Memory Descriptor Register"]
    pub ocmdr2: OCMDR2,
    #[doc = "0x40c - On-Chip Memory Descriptor Register"]
    pub ocmdr3: OCMDR3,
}
#[doc = "Processor X Type Register"]
pub struct CPXTYPE {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Processor X Type Register"]
pub mod cpx_type;
#[doc = "Processor X Number Register"]
pub struct CPXNUM {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Processor X Number Register"]
pub mod cpx_num;
#[doc = "Processor X Master Register"]
pub struct CPXMASTER {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Processor X Master Register"]
pub mod cpx_master;
#[doc = "Processor X Count Register"]
pub struct CPXCOUNT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Processor X Count Register"]
pub mod cpx_count;
#[doc = "Processor X Configuration Register 0"]
pub struct CPXCFG0 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Processor X Configuration Register 0"]
pub mod cpx_cfg0;
#[doc = "Processor X Configuration Register 1"]
pub struct CPXCFG1 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Processor X Configuration Register 1"]
pub mod cpx_cfg1;
#[doc = "Processor X Configuration Register 2"]
pub struct CPXCFG2 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Processor X Configuration Register 2"]
pub mod cpx_cfg2;
#[doc = "Processor X Configuration Register 3"]
pub struct CPXCFG3 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Processor X Configuration Register 3"]
pub mod cpx_cfg3;
#[doc = "Processor 0 Type Register"]
pub struct CP0TYPE {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Processor 0 Type Register"]
pub mod cp0type;
#[doc = "Processor 0 Number Register"]
pub struct CP0NUM {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Processor 0 Number Register"]
pub mod cp0num;
#[doc = "Processor 0 Master Register"]
pub struct CP0MASTER {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Processor 0 Master Register"]
pub mod cp0master;
#[doc = "Processor 0 Count Register"]
pub struct CP0COUNT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Processor 0 Count Register"]
pub mod cp0count;
#[doc = "Processor 0 Configuration Register 0"]
pub struct CP0CFG0 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Processor 0 Configuration Register 0"]
pub mod cp0cfg0;
#[doc = "Processor 0 Configuration Register 1"]
pub struct CP0CFG1 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Processor 0 Configuration Register 1"]
pub mod cp0cfg1;
#[doc = "Processor 0 Configuration Register 2"]
pub struct CP0CFG2 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Processor 0 Configuration Register 2"]
pub mod cp0cfg2;
#[doc = "Processor 0 Configuration Register 3"]
pub struct CP0CFG3 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Processor 0 Configuration Register 3"]
pub mod cp0cfg3;
#[doc = "On-Chip Memory Descriptor Register"]
pub struct OCMDR0 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "On-Chip Memory Descriptor Register"]
pub mod ocmdr0;
#[doc = "On-Chip Memory Descriptor Register"]
pub struct OCMDR1 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "On-Chip Memory Descriptor Register"]
pub mod ocmdr1;
#[doc = "On-Chip Memory Descriptor Register"]
pub struct OCMDR2 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "On-Chip Memory Descriptor Register"]
pub mod ocmdr2;
#[doc = "On-Chip Memory Descriptor Register"]
pub struct OCMDR3 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "On-Chip Memory Descriptor Register"]
pub mod ocmdr3;