s32k144 0.10.0

Peripheral access API for NXP S32K144 microcontrollers (generated using svd2rust)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240

#[doc = r" Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - Version ID Register"]
    pub verid: VERID,
    #[doc = "0x04 - Parameter Register"]
    pub param: PARAM,
    _reserved0: [u8; 8usize],
    #[doc = "0x10 - Master Control Register"]
    pub mcr: MCR,
    #[doc = "0x14 - Master Status Register"]
    pub msr: MSR,
    #[doc = "0x18 - Master Interrupt Enable Register"]
    pub mier: MIER,
    #[doc = "0x1c - Master DMA Enable Register"]
    pub mder: MDER,
    #[doc = "0x20 - Master Configuration Register 0"]
    pub mcfgr0: MCFGR0,
    #[doc = "0x24 - Master Configuration Register 1"]
    pub mcfgr1: MCFGR1,
    #[doc = "0x28 - Master Configuration Register 2"]
    pub mcfgr2: MCFGR2,
    #[doc = "0x2c - Master Configuration Register 3"]
    pub mcfgr3: MCFGR3,
    _reserved1: [u8; 16usize],
    #[doc = "0x40 - Master Data Match Register"]
    pub mdmr: MDMR,
    _reserved2: [u8; 4usize],
    #[doc = "0x48 - Master Clock Configuration Register 0"]
    pub mccr0: MCCR0,
    _reserved3: [u8; 4usize],
    #[doc = "0x50 - Master Clock Configuration Register 1"]
    pub mccr1: MCCR1,
    _reserved4: [u8; 4usize],
    #[doc = "0x58 - Master FIFO Control Register"]
    pub mfcr: MFCR,
    #[doc = "0x5c - Master FIFO Status Register"]
    pub mfsr: MFSR,
    #[doc = "0x60 - Master Transmit Data Register"]
    pub mtdr: MTDR,
    _reserved5: [u8; 12usize],
    #[doc = "0x70 - Master Receive Data Register"]
    pub mrdr: MRDR,
    _reserved6: [u8; 156usize],
    #[doc = "0x110 - Slave Control Register"]
    pub scr: SCR,
    #[doc = "0x114 - Slave Status Register"]
    pub ssr: SSR,
    #[doc = "0x118 - Slave Interrupt Enable Register"]
    pub sier: SIER,
    #[doc = "0x11c - Slave DMA Enable Register"]
    pub sder: SDER,
    _reserved7: [u8; 4usize],
    #[doc = "0x124 - Slave Configuration Register 1"]
    pub scfgr1: SCFGR1,
    #[doc = "0x128 - Slave Configuration Register 2"]
    pub scfgr2: SCFGR2,
    _reserved8: [u8; 20usize],
    #[doc = "0x140 - Slave Address Match Register"]
    pub samr: SAMR,
    _reserved9: [u8; 12usize],
    #[doc = "0x150 - Slave Address Status Register"]
    pub sasr: SASR,
    #[doc = "0x154 - Slave Transmit ACK Register"]
    pub star: STAR,
    _reserved10: [u8; 8usize],
    #[doc = "0x160 - Slave Transmit Data Register"]
    pub stdr: STDR,
    _reserved11: [u8; 12usize],
    #[doc = "0x170 - Slave Receive Data Register"]
    pub srdr: SRDR,
}
#[doc = "Version ID Register"]
pub struct VERID {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Version ID Register"]
pub mod verid;
#[doc = "Parameter Register"]
pub struct PARAM {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Parameter Register"]
pub mod param;
#[doc = "Master Control Register"]
pub struct MCR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Master Control Register"]
pub mod mcr;
#[doc = "Master Status Register"]
pub struct MSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Master Status Register"]
pub mod msr;
#[doc = "Master Interrupt Enable Register"]
pub struct MIER {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Master Interrupt Enable Register"]
pub mod mier;
#[doc = "Master DMA Enable Register"]
pub struct MDER {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Master DMA Enable Register"]
pub mod mder;
#[doc = "Master Configuration Register 0"]
pub struct MCFGR0 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Master Configuration Register 0"]
pub mod mcfgr0;
#[doc = "Master Configuration Register 1"]
pub struct MCFGR1 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Master Configuration Register 1"]
pub mod mcfgr1;
#[doc = "Master Configuration Register 2"]
pub struct MCFGR2 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Master Configuration Register 2"]
pub mod mcfgr2;
#[doc = "Master Configuration Register 3"]
pub struct MCFGR3 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Master Configuration Register 3"]
pub mod mcfgr3;
#[doc = "Master Data Match Register"]
pub struct MDMR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Master Data Match Register"]
pub mod mdmr;
#[doc = "Master Clock Configuration Register 0"]
pub struct MCCR0 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Master Clock Configuration Register 0"]
pub mod mccr0;
#[doc = "Master Clock Configuration Register 1"]
pub struct MCCR1 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Master Clock Configuration Register 1"]
pub mod mccr1;
#[doc = "Master FIFO Control Register"]
pub struct MFCR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Master FIFO Control Register"]
pub mod mfcr;
#[doc = "Master FIFO Status Register"]
pub struct MFSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Master FIFO Status Register"]
pub mod mfsr;
#[doc = "Master Transmit Data Register"]
pub struct MTDR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Master Transmit Data Register"]
pub mod mtdr;
#[doc = "Master Receive Data Register"]
pub struct MRDR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Master Receive Data Register"]
pub mod mrdr;
#[doc = "Slave Control Register"]
pub struct SCR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Slave Control Register"]
pub mod scr;
#[doc = "Slave Status Register"]
pub struct SSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Slave Status Register"]
pub mod ssr;
#[doc = "Slave Interrupt Enable Register"]
pub struct SIER {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Slave Interrupt Enable Register"]
pub mod sier;
#[doc = "Slave DMA Enable Register"]
pub struct SDER {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Slave DMA Enable Register"]
pub mod sder;
#[doc = "Slave Configuration Register 1"]
pub struct SCFGR1 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Slave Configuration Register 1"]
pub mod scfgr1;
#[doc = "Slave Configuration Register 2"]
pub struct SCFGR2 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Slave Configuration Register 2"]
pub mod scfgr2;
#[doc = "Slave Address Match Register"]
pub struct SAMR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Slave Address Match Register"]
pub mod samr;
#[doc = "Slave Address Status Register"]
pub struct SASR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Slave Address Status Register"]
pub mod sasr;
#[doc = "Slave Transmit ACK Register"]
pub struct STAR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Slave Transmit ACK Register"]
pub mod star;
#[doc = "Slave Transmit Data Register"]
pub struct STDR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Slave Transmit Data Register"]
pub mod stdr;
#[doc = "Slave Receive Data Register"]
pub struct SRDR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Slave Receive Data Register"]
pub mod srdr;