rvsim-core 2.0.0

A cycle-level RISC-V 64-bit system simulator.
1
2
3
4
5
6
7
//! # Hart Unit Tests
//!
//! Unit tests for per-hart state manipulation, including address translation
//! and trap dispatch.

pub mod memory;
pub mod trap_handling;