rvsim-core 2.0.0

A cycle-level RISC-V 64-bit system simulator.
1
2
3
4
5
6
7
8
9

//! RISC-V Atomic Extension (A) Function Codes (funct3).
//!
//! The `funct3` field in AMO instructions encodes the operation width.

/// Operation Width: 32-bit (Word).
pub const WIDTH_32: u32 = 0b010;

/// Operation Width: 64-bit (Double).
pub const WIDTH_64: u32 = 0b011;