rvsim-core 2.0.0

A cycle-level RISC-V 64-bit system simulator.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

//! Instruction semantics shared by every engine that runs instructions.
//!
//! The in-order and out-of-order pipelines decode, execute and retire
//! through these functions, so what an instruction does is defined once and
//! only when and how fast it happens differs between them.

pub mod state;

pub mod compute;

pub mod cbo;

pub mod decode;

pub mod execute;

pub mod inst;

pub mod memory;

pub mod retire;

pub mod signals;

pub mod vector;