Docs.rs
riscv-0.16.1
Platform
riscv32i-unknown-none-elf
riscv32imac-unknown-none-elf
riscv32imc-unknown-none-elf
riscv64gc-unknown-none-elf
riscv64imac-unknown-none-elf
Feature flags
docs.rs
About docs.rs
Badges
Builds
Metadata
Shorthand URLs
Download
Rustdoc JSON
Build queue
Privacy policy
Rust
Rust website
The Book
Standard Library API Reference
Rust by Example
The Cargo Guide
Clippy Documentation
riscv 0.16.1
Low level access to RISC-V processors
Crate
Source
Builds
Feature flags
Documentation
Hide files
..
tests
cycle.rs
cycleh.rs
dcsr.rs
dpc.rs
dscratch0.rs
dscratch1.rs
hpmcounterx.rs
instret.rs
instreth.rs
macros.rs
marchid.rs
mcause.rs
mconfigptr.rs
mcounteren.rs
mcountinhibit.rs
mcycle.rs
mcycleh.rs
medeleg.rs
mepc.rs
mhartid.rs
mhpmcounterx.rs
mhpmeventx.rs
mideleg.rs
mie.rs
mimpid.rs
minstret.rs
minstreth.rs
mip.rs
misa.rs
miselect.rs
mscratch.rs
mseccfg.rs
mseccfgh.rs
mstatus.rs
mstatush.rs
mtinst.rs
mtopi.rs
mtval.rs
mtval2.rs
mtvec.rs
mvendorid.rs
mvien.rs
mvienh.rs
pmpaddrx.rs
pmpcfgx.rs
satp.rs
scause.rs
scontext.rs
scounteren.rs
senvcfg.rs
sepc.rs
sie.rs
sip.rs
siselect.rs
sscratch.rs
sstatus.rs
stopi.rs
stval.rs
stvec.rs
tests.rs
time.rs
timeh.rs
vsiselect.rs
vstopi.rs
1
2
3
//!
timeh register
read_csr_as_usize_rv32!
(
0xC81
)
;