rill-graph 0.5.0-beta.1

Real-time audio graph with block processing
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

# rill-graph

Static DAG signal graph — topology and port connections only.
Processing is driven by `Port::propagate` (not an external engine).

## Key components

- **`SignalGraph`** — immutable DAG container, topology is fixed at build time
- **`GraphBuilder`** — the only way to build a graph (`Source` → `Processor` → `Sink`),
  fills `downstream_input_ptrs`, `parent`, `upstream_buffer` for zero-copy routing
- **Kahn's algorithm** — topological sort with cycle detection
- **`Port::propagate`** — recursive signal propagation:
  1. Copy data to downstream input ports (skipped for zero-copy `upstream_buffer` ports)
  2. Run port algorithm (`run_action`)
  3. Call `pre_process` (feedback mix)
  4. Call the downstream node's `process_block` (`generate`/`process`/`consume`)
  5. `snapshot_feedback` on output ports
  6. Recurse through output ports' `downstream_input_ptrs`
- **Zero-copy routing** — 1:1 and fan-out connections read directly from upstream
  output buffer via `upstream_buffer`. Copy only for fan-in and feedback.
- **Hard-RT safe** — no heap allocations, no locks, no syscalls in the
  signal path. All `Port::propagate` data structures are pre-allocated at
  graph construction time (`downstream_nodes`, `downstream_input_ptrs`).
  Communication with the control thread is exclusively through
  lock-free `MpscQueue<ParameterCommand>`.
- **SIMD-friendly** — fixed buffer position in memory for the graph's lifetime
- **Port routing** — connections and feedback buffers live on ports
- **Feedback support** — `port.pre_process` / `port.snapshot_feedback`
- **Port types** — `Signal`, `Control`, `Clock`, `Feedback`, `Param`

## Top-level processing entry point

No `SignalEngine`. The source node (e.g. `AudioInput` from `rill-io`) creates its
own processing callback. The callback drains the command queue, calls
`Source::generate`, then `Port::propagate` to cascade through the DAG.

## Dependencies

- `rill-core` — `SignalNode`, `Source`/`Processor`/`Sink` traits, `ClockTick`

## Links

- Repository: <https://github.com/DigitalRats/rill>
- Documentation: <https://docs.rs/rill-graph>