pytv 0.5.5

Python Templated Verilog
Documentation
{
  "git": {
    "sha1": "0830beb9ef15829eab33c32bcf741972b472c727"
  },
  "path_in_vcs": ""
}