pytv 0.5.5

Python Templated Verilog
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13

/target

# generated Python and Verilog Verilog
*.v
*.py
*.inst
!*_preamble.py

# macOS
.DS_Store

# This Project
/private