1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
/*******************************************************************************
* Copyright 2019 Intel Corporation
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*******************************************************************************/
#ifndef GPU_GPU_GEMM_PD_HPP
#define GPU_GPU_GEMM_PD_HPP
#include <assert.h>
#include "common/c_types_map.hpp"
#include "common/gemm_pd.hpp"
#include "common/type_helpers.hpp"
#include "common/utils.hpp"
namespace dnnl {
namespace impl {
namespace gpu {
struct gpu_gemm_pd_t : public gemm_pd_t {
using gemm_pd_t::gemm_pd_t;
bool has_blocks() const {
return desc()->a_desc.format_desc.blocking.inner_nblks
|| desc()->b_desc.format_desc.blocking.inner_nblks
|| desc()->c_desc.format_desc.blocking.inner_nblks;
}
};
} // namespace gpu
} // namespace impl
} // namespace dnnl
#endif