1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
/*******************************************************************************
* Copyright 2021 Intel Corporation
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*******************************************************************************/
#include "gpu/gpu_impl_list.hpp"
#if DNNL_GPU_VENDOR == DNNL_VENDOR_INTEL
#include "gpu/intel/gemm/jit.hpp"
#include "gpu/intel/gemm/jit_xe_hp_systolic.hpp"
#include "gpu/intel/gemm/ref.hpp"
#include "gpu/intel/gemm/with_post_ops.hpp"
#ifdef DNNL_DEV_MODE
#include "gpu/intel/gemm/conv.hpp"
#endif
#endif
namespace dnnl {
namespace impl {
namespace gpu {
namespace {
// gen_t is used most of the time, keep ahead of gemm_with_po
// to reduce pd creation time
// clang-format off
constexpr impl_list_item_t impl_list[] = {
GPU_INSTANCE_INTEL_DEVMODE(intel::gemm::conv_t)
GPU_INSTANCE_INTEL(intel::gemm::xe_hp_systolic_t)
GPU_INSTANCE_INTEL(intel::gemm::gen_t)
GPU_INSTANCE_INTEL(intel::gemm::with_post_ops_t)
GPU_INSTANCE_INTEL_REF(intel::gemm::ref_t)
nullptr,
};
// clang-format on
} // namespace
const impl_list_item_t *get_gemm_impl_list(const gemm_desc_t *desc) {
UNUSED(desc);
return impl_list;
}
} // namespace gpu
} // namespace impl
} // namespace dnnl