1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
/*******************************************************************************
* Copyright 2019 Intel Corporation
* Copyright 2022 FUJITSU LIMITED
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*******************************************************************************/
#include "cpu/cpu_engine.hpp"
#include "common/bfloat16.hpp"
#include "cpu/ref_shuffle.hpp"
#if DNNL_X64
#include "cpu/x64/shuffle/jit_uni_shuffle.hpp"
using namespace dnnl::impl::cpu::x64;
#elif DNNL_AARCH64
#include "cpu/aarch64/shuffle/jit_uni_shuffle.hpp"
using namespace dnnl::impl::cpu::aarch64;
#endif
namespace dnnl {
namespace impl {
namespace cpu {
namespace {
using namespace dnnl::impl::data_type;
// clang-format off
constexpr impl_list_item_t impl_list[] = REG_SHUFFLE_P({
CPU_INSTANCE_X64(jit_uni_shuffle_t<avx512_core>)
CPU_INSTANCE_X64(jit_uni_shuffle_t<avx>)
CPU_INSTANCE_X64(jit_uni_shuffle_t<sse41>)
CPU_INSTANCE_AARCH64(jit_uni_shuffle_t<sve_512>)
CPU_INSTANCE_AARCH64(jit_uni_shuffle_t<sve_256>)
CPU_INSTANCE_AARCH64(jit_uni_shuffle_t<sve_128>)
CPU_INSTANCE_AARCH64(jit_uni_shuffle_t<asimd>)
CPU_INSTANCE(ref_shuffle_t)
/* eol */
nullptr,
});
// clang-format on
} // namespace
const impl_list_item_t *get_shuffle_impl_list(const shuffle_desc_t *desc) {
UNUSED(desc);
return impl_list;
}
} // namespace cpu
} // namespace impl
} // namespace dnnl