onednn-src 0.1.13

Source of oneAPI Deep Neural Network Library (oneDNN)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111

/*******************************************************************************
* Copyright 2019 Intel Corporation
* Copyright 2021 FUJITSU LIMITED
* Copyright 2021-2022, 2025 Arm Ltd. and affiliates
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
*     http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*******************************************************************************/

#include "cpu/cpu_engine.hpp"

#include "cpu/ref_eltwise.hpp"

#if DNNL_X64
#include "cpu/x64/jit_uni_eltwise.hpp"
#include "cpu/x64/jit_uni_eltwise_int.hpp"
using namespace dnnl::impl::cpu::x64;
#elif DNNL_AARCH64
#include "cpu/aarch64/jit_uni_eltwise.hpp"
#include "cpu/aarch64/jit_uni_eltwise_int.hpp"
#if defined(DNNL_AARCH64_USE_ACL)
#include "cpu/aarch64/acl_eltwise.hpp"
#endif // DNNL_AARCH64_USE_ACL
using namespace dnnl::impl::cpu::aarch64;
#elif DNNL_RV64
#ifdef DNNL_RISCV_USE_RVV_INTRINSICS
#include "cpu/rv64/rvv_eltwise.hpp"
using namespace dnnl::impl::cpu::rv64;
#endif // DNNL_RISCV_USE_RVV_INTRINSICS
#endif

namespace dnnl {
namespace impl {
namespace cpu {

namespace {
using namespace dnnl::impl::data_type;
using namespace dnnl::impl::prop_kind;

// clang-format off
const std::map<pk_impl_key_t, std::vector<impl_list_item_t>> &impl_list_map() {
    static const std::map<pk_impl_key_t, std::vector<impl_list_item_t>> the_map = REG_ELTWISE_P({
        {{forward}, {
            CPU_INSTANCE_X64(jit_uni_eltwise_fwd_t<avx512_core_amx>)
            CPU_INSTANCE_X64(jit_uni_eltwise_fwd_t<avx10_2>)
            CPU_INSTANCE_X64(jit_uni_eltwise_fwd_t<avx512_core_fp16>)
            CPU_INSTANCE_X64(jit_uni_eltwise_fwd_t<avx512_core_bf16>)
            CPU_INSTANCE_X64(jit_uni_eltwise_fwd_t<avx512_core>)
            CPU_INSTANCE_X64(jit_uni_eltwise_fwd_t<avx2_vnni_2>)
            CPU_INSTANCE_X64(jit_uni_eltwise_fwd_t<avx2>)
            CPU_INSTANCE_X64(jit_uni_eltwise_fwd_t<avx>)
            CPU_INSTANCE_X64(jit_uni_eltwise_fwd_t<sse41>)
            CPU_INSTANCE_X64(jit_uni_eltwise_int_fwd_t<avx512_core>)
            CPU_INSTANCE_X64(jit_uni_eltwise_int_fwd_t<avx2>)
            CPU_INSTANCE_X64(jit_uni_eltwise_int_fwd_t<sse41>)
            CPU_INSTANCE_AARCH64(jit_uni_eltwise_fwd_t<sve>)
            CPU_INSTANCE_AARCH64(jit_uni_eltwise_fwd_t<asimd>)
            CPU_INSTANCE_AARCH64(jit_uni_eltwise_int_fwd_t<sve_512, s32>)
            CPU_INSTANCE_AARCH64(jit_uni_eltwise_int_fwd_t<sve_512, s8>)
            CPU_INSTANCE_AARCH64(jit_uni_eltwise_int_fwd_t<sve_512, u8>)
            CPU_INSTANCE_AARCH64_ACL(acl_eltwise_fwd_t)
            CPU_INSTANCE_RV64GCV(rvv_eltwise_fwd_t)
            CPU_INSTANCE(ref_eltwise_fwd_t)
            nullptr,
        }},
        {{backward}, REG_BWD_PK({
            CPU_INSTANCE_X64(jit_uni_eltwise_bwd_t<avx512_core_amx>)
            CPU_INSTANCE_X64(jit_uni_eltwise_bwd_t<avx10_2>)
            CPU_INSTANCE_X64(jit_uni_eltwise_bwd_t<avx512_core_fp16>)
            CPU_INSTANCE_X64(jit_uni_eltwise_bwd_t<avx512_core_bf16>)
            CPU_INSTANCE_X64(jit_uni_eltwise_bwd_t<avx512_core>)
            CPU_INSTANCE_X64(jit_uni_eltwise_bwd_t<avx2>)
            CPU_INSTANCE_X64(jit_uni_eltwise_bwd_t<avx>)
            CPU_INSTANCE_X64(jit_uni_eltwise_bwd_t<sse41>)
            CPU_INSTANCE_AARCH64(jit_uni_eltwise_bwd_t<sve>)
            CPU_INSTANCE_RV64GCV(rvv_eltwise_bwd_t)
            CPU_INSTANCE(ref_eltwise_bwd_t)
            nullptr,
        })},
    });
    return the_map;
}
// clang-format on
} // namespace

const impl_list_item_t *get_eltwise_impl_list(const eltwise_desc_t *desc) {
    static const impl_list_item_t empty_list[] = {nullptr};

    const bool is_fwd = utils::one_of(
            desc->prop_kind, forward_training, forward_inference);
    prop_kind_t prop_kind = is_fwd ? forward : backward;

    pk_impl_key_t key {prop_kind};

    const auto impl_list_it = impl_list_map().find(key);
    return impl_list_it != impl_list_map().cend() ? impl_list_it->second.data()
                                                  : empty_list;
}

} // namespace cpu
} // namespace impl
} // namespace dnnl