msp432e4 0.1.0

Peripheral Access Crate for TI MSP432E4-family devices generated using svd2rust
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
#[doc = r"Value read from the register"]
pub struct R {
    bits: u16,
}
#[doc = r"Value to write to the register"]
pub struct W {
    bits: u16,
}
impl super::DMACTL7 {
    #[doc = r"Modifies the contents of the register"]
    #[inline(always)]
    pub fn modify<F>(&self, f: F)
    where
        for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W,
    {
        let bits = self.register.get();
        self.register.set(f(&R { bits }, &mut W { bits }).bits);
    }
    #[doc = r"Reads the contents of the register"]
    #[inline(always)]
    pub fn read(&self) -> R {
        R {
            bits: self.register.get(),
        }
    }
    #[doc = r"Writes to the register"]
    #[inline(always)]
    pub fn write<F>(&self, f: F)
    where
        F: FnOnce(&mut W) -> &mut W,
    {
        self.register.set(
            f(&mut W {
                bits: Self::reset_value(),
            })
            .bits,
        );
    }
    #[doc = r"Reset value of the register"]
    #[inline(always)]
    pub const fn reset_value() -> u16 {
        0
    }
    #[doc = r"Writes the reset value to the register"]
    #[inline(always)]
    pub fn reset(&self) {
        self.register.set(Self::reset_value())
    }
}
#[doc = r"Value of the field"]
pub struct USB_DMACTL7_ENABLER {
    bits: bool,
}
impl USB_DMACTL7_ENABLER {
    #[doc = r"Value of the field as raw bits"]
    #[inline(always)]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r"Returns `true` if the bit is clear (0)"]
    #[inline(always)]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r"Returns `true` if the bit is set (1)"]
    #[inline(always)]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r"Proxy"]
pub struct _USB_DMACTL7_ENABLEW<'a> {
    w: &'a mut W,
}
impl<'a> _USB_DMACTL7_ENABLEW<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits &= !(1 << 0);
        self.w.bits |= ((value as u16) & 1) << 0;
        self.w
    }
}
#[doc = r"Value of the field"]
pub struct USB_DMACTL7_DIRR {
    bits: bool,
}
impl USB_DMACTL7_DIRR {
    #[doc = r"Value of the field as raw bits"]
    #[inline(always)]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r"Returns `true` if the bit is clear (0)"]
    #[inline(always)]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r"Returns `true` if the bit is set (1)"]
    #[inline(always)]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r"Proxy"]
pub struct _USB_DMACTL7_DIRW<'a> {
    w: &'a mut W,
}
impl<'a> _USB_DMACTL7_DIRW<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits &= !(1 << 1);
        self.w.bits |= ((value as u16) & 1) << 1;
        self.w
    }
}
#[doc = r"Value of the field"]
pub struct USB_DMACTL7_MODER {
    bits: bool,
}
impl USB_DMACTL7_MODER {
    #[doc = r"Value of the field as raw bits"]
    #[inline(always)]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r"Returns `true` if the bit is clear (0)"]
    #[inline(always)]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r"Returns `true` if the bit is set (1)"]
    #[inline(always)]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r"Proxy"]
pub struct _USB_DMACTL7_MODEW<'a> {
    w: &'a mut W,
}
impl<'a> _USB_DMACTL7_MODEW<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits &= !(1 << 2);
        self.w.bits |= ((value as u16) & 1) << 2;
        self.w
    }
}
#[doc = r"Value of the field"]
pub struct USB_DMACTL7_IER {
    bits: bool,
}
impl USB_DMACTL7_IER {
    #[doc = r"Value of the field as raw bits"]
    #[inline(always)]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r"Returns `true` if the bit is clear (0)"]
    #[inline(always)]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r"Returns `true` if the bit is set (1)"]
    #[inline(always)]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r"Proxy"]
pub struct _USB_DMACTL7_IEW<'a> {
    w: &'a mut W,
}
impl<'a> _USB_DMACTL7_IEW<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits &= !(1 << 3);
        self.w.bits |= ((value as u16) & 1) << 3;
        self.w
    }
}
#[doc = r"Value of the field"]
pub struct USB_DMACTL7_EPR {
    bits: u8,
}
impl USB_DMACTL7_EPR {
    #[doc = r"Value of the field as raw bits"]
    #[inline(always)]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
#[doc = r"Proxy"]
pub struct _USB_DMACTL7_EPW<'a> {
    w: &'a mut W,
}
impl<'a> _USB_DMACTL7_EPW<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits &= !(15 << 4);
        self.w.bits |= ((value as u16) & 15) << 4;
        self.w
    }
}
#[doc = r"Value of the field"]
pub struct USB_DMACTL7_ERRR {
    bits: bool,
}
impl USB_DMACTL7_ERRR {
    #[doc = r"Value of the field as raw bits"]
    #[inline(always)]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r"Returns `true` if the bit is clear (0)"]
    #[inline(always)]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r"Returns `true` if the bit is set (1)"]
    #[inline(always)]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r"Proxy"]
pub struct _USB_DMACTL7_ERRW<'a> {
    w: &'a mut W,
}
impl<'a> _USB_DMACTL7_ERRW<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits &= !(1 << 8);
        self.w.bits |= ((value as u16) & 1) << 8;
        self.w
    }
}
#[doc = "Possible values of the field `USB_DMACTL7_BRSTM`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum USB_DMACTL7_BRSTMR {
    #[doc = "Bursts of unspecified length"]
    USB_DMACTL7_BRSTM_ANY,
    #[doc = "INCR4 or unspecified length"]
    USB_DMACTL7_BRSTM_INC4,
    #[doc = "INCR8, INCR4 or unspecified length"]
    USB_DMACTL7_BRSTM_INC8,
    #[doc = "INCR16, INCR8, INCR4 or unspecified length"]
    USB_DMACTL7_BRSTM_INC16,
}
impl USB_DMACTL7_BRSTMR {
    #[doc = r"Value of the field as raw bits"]
    #[inline(always)]
    pub fn bits(&self) -> u8 {
        match *self {
            USB_DMACTL7_BRSTMR::USB_DMACTL7_BRSTM_ANY => 0,
            USB_DMACTL7_BRSTMR::USB_DMACTL7_BRSTM_INC4 => 1,
            USB_DMACTL7_BRSTMR::USB_DMACTL7_BRSTM_INC8 => 2,
            USB_DMACTL7_BRSTMR::USB_DMACTL7_BRSTM_INC16 => 3,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline(always)]
    pub fn _from(value: u8) -> USB_DMACTL7_BRSTMR {
        match value {
            0 => USB_DMACTL7_BRSTMR::USB_DMACTL7_BRSTM_ANY,
            1 => USB_DMACTL7_BRSTMR::USB_DMACTL7_BRSTM_INC4,
            2 => USB_DMACTL7_BRSTMR::USB_DMACTL7_BRSTM_INC8,
            3 => USB_DMACTL7_BRSTMR::USB_DMACTL7_BRSTM_INC16,
            _ => unreachable!(),
        }
    }
    #[doc = "Checks if the value of the field is `USB_DMACTL7_BRSTM_ANY`"]
    #[inline(always)]
    pub fn is_usb_dmactl7_brstm_any(&self) -> bool {
        *self == USB_DMACTL7_BRSTMR::USB_DMACTL7_BRSTM_ANY
    }
    #[doc = "Checks if the value of the field is `USB_DMACTL7_BRSTM_INC4`"]
    #[inline(always)]
    pub fn is_usb_dmactl7_brstm_inc4(&self) -> bool {
        *self == USB_DMACTL7_BRSTMR::USB_DMACTL7_BRSTM_INC4
    }
    #[doc = "Checks if the value of the field is `USB_DMACTL7_BRSTM_INC8`"]
    #[inline(always)]
    pub fn is_usb_dmactl7_brstm_inc8(&self) -> bool {
        *self == USB_DMACTL7_BRSTMR::USB_DMACTL7_BRSTM_INC8
    }
    #[doc = "Checks if the value of the field is `USB_DMACTL7_BRSTM_INC16`"]
    #[inline(always)]
    pub fn is_usb_dmactl7_brstm_inc16(&self) -> bool {
        *self == USB_DMACTL7_BRSTMR::USB_DMACTL7_BRSTM_INC16
    }
}
#[doc = "Values that can be written to the field `USB_DMACTL7_BRSTM`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum USB_DMACTL7_BRSTMW {
    #[doc = "Bursts of unspecified length"]
    USB_DMACTL7_BRSTM_ANY,
    #[doc = "INCR4 or unspecified length"]
    USB_DMACTL7_BRSTM_INC4,
    #[doc = "INCR8, INCR4 or unspecified length"]
    USB_DMACTL7_BRSTM_INC8,
    #[doc = "INCR16, INCR8, INCR4 or unspecified length"]
    USB_DMACTL7_BRSTM_INC16,
}
impl USB_DMACTL7_BRSTMW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline(always)]
    pub fn _bits(&self) -> u8 {
        match *self {
            USB_DMACTL7_BRSTMW::USB_DMACTL7_BRSTM_ANY => 0,
            USB_DMACTL7_BRSTMW::USB_DMACTL7_BRSTM_INC4 => 1,
            USB_DMACTL7_BRSTMW::USB_DMACTL7_BRSTM_INC8 => 2,
            USB_DMACTL7_BRSTMW::USB_DMACTL7_BRSTM_INC16 => 3,
        }
    }
}
#[doc = r"Proxy"]
pub struct _USB_DMACTL7_BRSTMW<'a> {
    w: &'a mut W,
}
impl<'a> _USB_DMACTL7_BRSTMW<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: USB_DMACTL7_BRSTMW) -> &'a mut W {
        {
            self.bits(variant._bits())
        }
    }
    #[doc = "Bursts of unspecified length"]
    #[inline(always)]
    pub fn usb_dmactl7_brstm_any(self) -> &'a mut W {
        self.variant(USB_DMACTL7_BRSTMW::USB_DMACTL7_BRSTM_ANY)
    }
    #[doc = "INCR4 or unspecified length"]
    #[inline(always)]
    pub fn usb_dmactl7_brstm_inc4(self) -> &'a mut W {
        self.variant(USB_DMACTL7_BRSTMW::USB_DMACTL7_BRSTM_INC4)
    }
    #[doc = "INCR8, INCR4 or unspecified length"]
    #[inline(always)]
    pub fn usb_dmactl7_brstm_inc8(self) -> &'a mut W {
        self.variant(USB_DMACTL7_BRSTMW::USB_DMACTL7_BRSTM_INC8)
    }
    #[doc = "INCR16, INCR8, INCR4 or unspecified length"]
    #[inline(always)]
    pub fn usb_dmactl7_brstm_inc16(self) -> &'a mut W {
        self.variant(USB_DMACTL7_BRSTMW::USB_DMACTL7_BRSTM_INC16)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bits(self, value: u8) -> &'a mut W {
        self.w.bits &= !(3 << 9);
        self.w.bits |= ((value as u16) & 3) << 9;
        self.w
    }
}
impl R {
    #[doc = r"Value of the register as raw bits"]
    #[inline(always)]
    pub fn bits(&self) -> u16 {
        self.bits
    }
    #[doc = "Bit 0 - DMA Transfer Enable"]
    #[inline(always)]
    pub fn usb_dmactl7_enable(&self) -> USB_DMACTL7_ENABLER {
        let bits = ((self.bits >> 0) & 1) != 0;
        USB_DMACTL7_ENABLER { bits }
    }
    #[doc = "Bit 1 - DMA Direction"]
    #[inline(always)]
    pub fn usb_dmactl7_dir(&self) -> USB_DMACTL7_DIRR {
        let bits = ((self.bits >> 1) & 1) != 0;
        USB_DMACTL7_DIRR { bits }
    }
    #[doc = "Bit 2 - DMA Transfer Mode"]
    #[inline(always)]
    pub fn usb_dmactl7_mode(&self) -> USB_DMACTL7_MODER {
        let bits = ((self.bits >> 2) & 1) != 0;
        USB_DMACTL7_MODER { bits }
    }
    #[doc = "Bit 3 - DMA Interrupt Enable"]
    #[inline(always)]
    pub fn usb_dmactl7_ie(&self) -> USB_DMACTL7_IER {
        let bits = ((self.bits >> 3) & 1) != 0;
        USB_DMACTL7_IER { bits }
    }
    #[doc = "Bits 4:7 - Endpoint number"]
    #[inline(always)]
    pub fn usb_dmactl7_ep(&self) -> USB_DMACTL7_EPR {
        let bits = ((self.bits >> 4) & 15) as u8;
        USB_DMACTL7_EPR { bits }
    }
    #[doc = "Bit 8 - Bus Error Bit"]
    #[inline(always)]
    pub fn usb_dmactl7_err(&self) -> USB_DMACTL7_ERRR {
        let bits = ((self.bits >> 8) & 1) != 0;
        USB_DMACTL7_ERRR { bits }
    }
    #[doc = "Bits 9:10 - Burst Mode"]
    #[inline(always)]
    pub fn usb_dmactl7_brstm(&self) -> USB_DMACTL7_BRSTMR {
        USB_DMACTL7_BRSTMR::_from(((self.bits >> 9) & 3) as u8)
    }
}
impl W {
    #[doc = r"Writes raw bits to the register"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
        self.bits = bits;
        self
    }
    #[doc = "Bit 0 - DMA Transfer Enable"]
    #[inline(always)]
    pub fn usb_dmactl7_enable(&mut self) -> _USB_DMACTL7_ENABLEW {
        _USB_DMACTL7_ENABLEW { w: self }
    }
    #[doc = "Bit 1 - DMA Direction"]
    #[inline(always)]
    pub fn usb_dmactl7_dir(&mut self) -> _USB_DMACTL7_DIRW {
        _USB_DMACTL7_DIRW { w: self }
    }
    #[doc = "Bit 2 - DMA Transfer Mode"]
    #[inline(always)]
    pub fn usb_dmactl7_mode(&mut self) -> _USB_DMACTL7_MODEW {
        _USB_DMACTL7_MODEW { w: self }
    }
    #[doc = "Bit 3 - DMA Interrupt Enable"]
    #[inline(always)]
    pub fn usb_dmactl7_ie(&mut self) -> _USB_DMACTL7_IEW {
        _USB_DMACTL7_IEW { w: self }
    }
    #[doc = "Bits 4:7 - Endpoint number"]
    #[inline(always)]
    pub fn usb_dmactl7_ep(&mut self) -> _USB_DMACTL7_EPW {
        _USB_DMACTL7_EPW { w: self }
    }
    #[doc = "Bit 8 - Bus Error Bit"]
    #[inline(always)]
    pub fn usb_dmactl7_err(&mut self) -> _USB_DMACTL7_ERRW {
        _USB_DMACTL7_ERRW { w: self }
    }
    #[doc = "Bits 9:10 - Burst Mode"]
    #[inline(always)]
    pub fn usb_dmactl7_brstm(&mut self) -> _USB_DMACTL7_BRSTMW {
        _USB_DMACTL7_BRSTMW { w: self }
    }
}