msp430f6736 0.1.3

Peripheral access API for MSP430f6736 microcontroller
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70

#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - USCI A1 Control Register 1"]
    pub uca1ctl1_spi: crate::Reg<uca1ctl1_spi::UCA1CTL1_SPI_SPEC>,
    #[doc = "0x01 - USCI A1 Control Register 0"]
    pub uca1ctl0_spi: crate::Reg<uca1ctl0_spi::UCA1CTL0_SPI_SPEC>,
    _reserved2: [u8; 0x04],
    #[doc = "0x06 - USCI A1 Baud Rate 0"]
    pub uca1br0_spi: crate::Reg<uca1br0_spi::UCA1BR0_SPI_SPEC>,
    #[doc = "0x07 - USCI A1 Baud Rate 1"]
    pub uca1br1_spi: crate::Reg<uca1br1_spi::UCA1BR1_SPI_SPEC>,
    _reserved4: [u8; 0x02],
    #[doc = "0x0a - USCI A1 Status Register"]
    pub uca1statw_spi: crate::Reg<uca1statw_spi::UCA1STATW_SPI_SPEC>,
    _reserved5: [u8; 0x01],
    #[doc = "0x0c - USCI A1 Receive Buffer"]
    pub uca1rxbuf_spi: crate::Reg<uca1rxbuf_spi::UCA1RXBUF_SPI_SPEC>,
    #[doc = "0x0e - USCI A1 Transmit Buffer"]
    pub uca1txbuf_spi: crate::Reg<uca1txbuf_spi::UCA1TXBUF_SPI_SPEC>,
    _reserved7: [u8; 0x0a],
    #[doc = "0x1a - USCI A1 Interrupt Enable Register"]
    pub uca1ie_spi: crate::Reg<uca1ie_spi::UCA1IE_SPI_SPEC>,
    _reserved8: [u8; 0x01],
    #[doc = "0x1c - USCI A1 Interrupt Flags Register"]
    pub uca1ifg_spi: crate::Reg<uca1ifg_spi::UCA1IFG_SPI_SPEC>,
    _reserved9: [u8; 0x01],
    #[doc = "0x1e - USCI A1 Interrupt Vector Register"]
    pub uca1iv_spi: crate::Reg<uca1iv_spi::UCA1IV_SPI_SPEC>,
}
#[doc = "UCA1CTL1_SPI register accessor: an alias for `Reg<UCA1CTL1_SPI_SPEC>`"]
pub type UCA1CTL1_SPI = crate::Reg<uca1ctl1_spi::UCA1CTL1_SPI_SPEC>;
#[doc = "USCI A1 Control Register 1"]
pub mod uca1ctl1_spi;
#[doc = "UCA1CTL0_SPI register accessor: an alias for `Reg<UCA1CTL0_SPI_SPEC>`"]
pub type UCA1CTL0_SPI = crate::Reg<uca1ctl0_spi::UCA1CTL0_SPI_SPEC>;
#[doc = "USCI A1 Control Register 0"]
pub mod uca1ctl0_spi;
#[doc = "UCA1BR0_SPI register accessor: an alias for `Reg<UCA1BR0_SPI_SPEC>`"]
pub type UCA1BR0_SPI = crate::Reg<uca1br0_spi::UCA1BR0_SPI_SPEC>;
#[doc = "USCI A1 Baud Rate 0"]
pub mod uca1br0_spi;
#[doc = "UCA1BR1_SPI register accessor: an alias for `Reg<UCA1BR1_SPI_SPEC>`"]
pub type UCA1BR1_SPI = crate::Reg<uca1br1_spi::UCA1BR1_SPI_SPEC>;
#[doc = "USCI A1 Baud Rate 1"]
pub mod uca1br1_spi;
#[doc = "UCA1STATW_SPI register accessor: an alias for `Reg<UCA1STATW_SPI_SPEC>`"]
pub type UCA1STATW_SPI = crate::Reg<uca1statw_spi::UCA1STATW_SPI_SPEC>;
#[doc = "USCI A1 Status Register"]
pub mod uca1statw_spi;
#[doc = "UCA1IE_SPI register accessor: an alias for `Reg<UCA1IE_SPI_SPEC>`"]
pub type UCA1IE_SPI = crate::Reg<uca1ie_spi::UCA1IE_SPI_SPEC>;
#[doc = "USCI A1 Interrupt Enable Register"]
pub mod uca1ie_spi;
#[doc = "UCA1IFG_SPI register accessor: an alias for `Reg<UCA1IFG_SPI_SPEC>`"]
pub type UCA1IFG_SPI = crate::Reg<uca1ifg_spi::UCA1IFG_SPI_SPEC>;
#[doc = "USCI A1 Interrupt Flags Register"]
pub mod uca1ifg_spi;
#[doc = "UCA1RXBUF_SPI register accessor: an alias for `Reg<UCA1RXBUF_SPI_SPEC>`"]
pub type UCA1RXBUF_SPI = crate::Reg<uca1rxbuf_spi::UCA1RXBUF_SPI_SPEC>;
#[doc = "USCI A1 Receive Buffer"]
pub mod uca1rxbuf_spi;
#[doc = "UCA1TXBUF_SPI register accessor: an alias for `Reg<UCA1TXBUF_SPI_SPEC>`"]
pub type UCA1TXBUF_SPI = crate::Reg<uca1txbuf_spi::UCA1TXBUF_SPI_SPEC>;
#[doc = "USCI A1 Transmit Buffer"]
pub mod uca1txbuf_spi;
#[doc = "UCA1IV_SPI register accessor: an alias for `Reg<UCA1IV_SPI_SPEC>`"]
pub type UCA1IV_SPI = crate::Reg<uca1iv_spi::UCA1IV_SPI_SPEC>;
#[doc = "USCI A1 Interrupt Vector Register"]
pub mod uca1iv_spi;