msp430f6736 0.1.3

Peripheral access API for MSP430f6736 microcontroller
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70

#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - USCI A0 Control Register 1"]
    pub uca0ctl1_spi: crate::Reg<uca0ctl1_spi::UCA0CTL1_SPI_SPEC>,
    #[doc = "0x01 - USCI A0 Control Register 0"]
    pub uca0ctl0_spi: crate::Reg<uca0ctl0_spi::UCA0CTL0_SPI_SPEC>,
    _reserved2: [u8; 0x04],
    #[doc = "0x06 - USCI A0 Baud Rate 0"]
    pub uca0br0_spi: crate::Reg<uca0br0_spi::UCA0BR0_SPI_SPEC>,
    #[doc = "0x07 - USCI A0 Baud Rate 1"]
    pub uca0br1_spi: crate::Reg<uca0br1_spi::UCA0BR1_SPI_SPEC>,
    _reserved4: [u8; 0x02],
    #[doc = "0x0a - USCI A0 Status Register"]
    pub uca0statw_spi: crate::Reg<uca0statw_spi::UCA0STATW_SPI_SPEC>,
    _reserved5: [u8; 0x01],
    #[doc = "0x0c - USCI A0 Receive Buffer"]
    pub uca0rxbuf_spi: crate::Reg<uca0rxbuf_spi::UCA0RXBUF_SPI_SPEC>,
    #[doc = "0x0e - USCI A0 Transmit Buffer"]
    pub uca0txbuf_spi: crate::Reg<uca0txbuf_spi::UCA0TXBUF_SPI_SPEC>,
    _reserved7: [u8; 0x0a],
    #[doc = "0x1a - USCI A0 Interrupt Enable Register"]
    pub uca0ie_spi: crate::Reg<uca0ie_spi::UCA0IE_SPI_SPEC>,
    _reserved8: [u8; 0x01],
    #[doc = "0x1c - USCI A0 Interrupt Flags Register"]
    pub uca0ifg_spi: crate::Reg<uca0ifg_spi::UCA0IFG_SPI_SPEC>,
    _reserved9: [u8; 0x01],
    #[doc = "0x1e - USCI A0 Interrupt Vector Register"]
    pub uca0iv_spi: crate::Reg<uca0iv_spi::UCA0IV_SPI_SPEC>,
}
#[doc = "UCA0CTL1_SPI register accessor: an alias for `Reg<UCA0CTL1_SPI_SPEC>`"]
pub type UCA0CTL1_SPI = crate::Reg<uca0ctl1_spi::UCA0CTL1_SPI_SPEC>;
#[doc = "USCI A0 Control Register 1"]
pub mod uca0ctl1_spi;
#[doc = "UCA0CTL0_SPI register accessor: an alias for `Reg<UCA0CTL0_SPI_SPEC>`"]
pub type UCA0CTL0_SPI = crate::Reg<uca0ctl0_spi::UCA0CTL0_SPI_SPEC>;
#[doc = "USCI A0 Control Register 0"]
pub mod uca0ctl0_spi;
#[doc = "UCA0BR0_SPI register accessor: an alias for `Reg<UCA0BR0_SPI_SPEC>`"]
pub type UCA0BR0_SPI = crate::Reg<uca0br0_spi::UCA0BR0_SPI_SPEC>;
#[doc = "USCI A0 Baud Rate 0"]
pub mod uca0br0_spi;
#[doc = "UCA0BR1_SPI register accessor: an alias for `Reg<UCA0BR1_SPI_SPEC>`"]
pub type UCA0BR1_SPI = crate::Reg<uca0br1_spi::UCA0BR1_SPI_SPEC>;
#[doc = "USCI A0 Baud Rate 1"]
pub mod uca0br1_spi;
#[doc = "UCA0STATW_SPI register accessor: an alias for `Reg<UCA0STATW_SPI_SPEC>`"]
pub type UCA0STATW_SPI = crate::Reg<uca0statw_spi::UCA0STATW_SPI_SPEC>;
#[doc = "USCI A0 Status Register"]
pub mod uca0statw_spi;
#[doc = "UCA0IE_SPI register accessor: an alias for `Reg<UCA0IE_SPI_SPEC>`"]
pub type UCA0IE_SPI = crate::Reg<uca0ie_spi::UCA0IE_SPI_SPEC>;
#[doc = "USCI A0 Interrupt Enable Register"]
pub mod uca0ie_spi;
#[doc = "UCA0IFG_SPI register accessor: an alias for `Reg<UCA0IFG_SPI_SPEC>`"]
pub type UCA0IFG_SPI = crate::Reg<uca0ifg_spi::UCA0IFG_SPI_SPEC>;
#[doc = "USCI A0 Interrupt Flags Register"]
pub mod uca0ifg_spi;
#[doc = "UCA0RXBUF_SPI register accessor: an alias for `Reg<UCA0RXBUF_SPI_SPEC>`"]
pub type UCA0RXBUF_SPI = crate::Reg<uca0rxbuf_spi::UCA0RXBUF_SPI_SPEC>;
#[doc = "USCI A0 Receive Buffer"]
pub mod uca0rxbuf_spi;
#[doc = "UCA0TXBUF_SPI register accessor: an alias for `Reg<UCA0TXBUF_SPI_SPEC>`"]
pub type UCA0TXBUF_SPI = crate::Reg<uca0txbuf_spi::UCA0TXBUF_SPI_SPEC>;
#[doc = "USCI A0 Transmit Buffer"]
pub mod uca0txbuf_spi;
#[doc = "UCA0IV_SPI register accessor: an alias for `Reg<UCA0IV_SPI_SPEC>`"]
pub type UCA0IV_SPI = crate::Reg<uca0iv_spi::UCA0IV_SPI_SPEC>;
#[doc = "USCI A0 Interrupt Vector Register"]
pub mod uca0iv_spi;