mimxrt685s-pac 0.5.0

Peripheral Access Crate for MIMXRT685s devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62

#[doc = "Register `SIDEXT` reader"]
pub type R = crate::R<SidextSpec>;
#[doc = "Register `SIDEXT` writer"]
pub type W = crate::W<SidextSpec>;
#[doc = "Field `DCR` reader - Device Characteristic Register"]
pub type DcrR = crate::FieldReader;
#[doc = "Field `DCR` writer - Device Characteristic Register"]
pub type DcrW<'a, REG> = crate::FieldWriter<'a, REG, 8>;
#[doc = "Field `BCR` reader - Bus Characteristics Register"]
pub type BcrR = crate::FieldReader;
#[doc = "Field `BCR` writer - Bus Characteristics Register"]
pub type BcrW<'a, REG> = crate::FieldWriter<'a, REG, 8>;
impl R {
    #[doc = "Bits 8:15 - Device Characteristic Register"]
    #[inline(always)]
    pub fn dcr(&self) -> DcrR {
        DcrR::new(((self.bits >> 8) & 0xff) as u8)
    }
    #[doc = "Bits 16:23 - Bus Characteristics Register"]
    #[inline(always)]
    pub fn bcr(&self) -> BcrR {
        BcrR::new(((self.bits >> 16) & 0xff) as u8)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SIDEXT")
            .field("dcr", &self.dcr())
            .field("bcr", &self.bcr())
            .finish()
    }
}
impl W {
    #[doc = "Bits 8:15 - Device Characteristic Register"]
    #[inline(always)]
    pub fn dcr(&mut self) -> DcrW<SidextSpec> {
        DcrW::new(self, 8)
    }
    #[doc = "Bits 16:23 - Bus Characteristics Register"]
    #[inline(always)]
    pub fn bcr(&mut self) -> BcrW<SidextSpec> {
        BcrW::new(self, 16)
    }
}
#[doc = "Slave ID Extension Register\n\nYou can [`read`](crate::Reg::read) this register and get [`sidext::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`sidext::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SidextSpec;
impl crate::RegisterSpec for SidextSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`sidext::R`](R) reader structure"]
impl crate::Readable for SidextSpec {}
#[doc = "`write(|w| ..)` method takes [`sidext::W`](W) writer structure"]
impl crate::Writable for SidextSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets SIDEXT to value 0"]
impl crate::Resettable for SidextSpec {
    const RESET_VALUE: u32 = 0;
}