mimxrt685s-pac 0.5.0

Peripheral Access Crate for MIMXRT685s devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137

#[doc = "Register `MIBIRULES` reader"]
pub type R = crate::R<MibirulesSpec>;
#[doc = "Register `MIBIRULES` writer"]
pub type W = crate::W<MibirulesSpec>;
#[doc = "Field `ADDR0` reader - ADDR0"]
pub type Addr0R = crate::FieldReader;
#[doc = "Field `ADDR0` writer - ADDR0"]
pub type Addr0W<'a, REG> = crate::FieldWriter<'a, REG, 6>;
#[doc = "Field `ADDR1` reader - ADDR1"]
pub type Addr1R = crate::FieldReader;
#[doc = "Field `ADDR1` writer - ADDR1"]
pub type Addr1W<'a, REG> = crate::FieldWriter<'a, REG, 6>;
#[doc = "Field `ADDR2` reader - ADDR2"]
pub type Addr2R = crate::FieldReader;
#[doc = "Field `ADDR2` writer - ADDR2"]
pub type Addr2W<'a, REG> = crate::FieldWriter<'a, REG, 6>;
#[doc = "Field `ADDR3` reader - ADDR3"]
pub type Addr3R = crate::FieldReader;
#[doc = "Field `ADDR3` writer - ADDR3"]
pub type Addr3W<'a, REG> = crate::FieldWriter<'a, REG, 6>;
#[doc = "Field `ADDR4` reader - ADDR4"]
pub type Addr4R = crate::FieldReader;
#[doc = "Field `ADDR4` writer - ADDR4"]
pub type Addr4W<'a, REG> = crate::FieldWriter<'a, REG, 6>;
#[doc = "Field `MSB0` reader - Set Most Significant address Bit to 0"]
pub type Msb0R = crate::BitReader;
#[doc = "Field `MSB0` writer - Set Most Significant address Bit to 0"]
pub type Msb0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOBYTE` reader - No IBI byte"]
pub type NobyteR = crate::BitReader;
#[doc = "Field `NOBYTE` writer - No IBI byte"]
pub type NobyteW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bits 0:5 - ADDR0"]
    #[inline(always)]
    pub fn addr0(&self) -> Addr0R {
        Addr0R::new((self.bits & 0x3f) as u8)
    }
    #[doc = "Bits 6:11 - ADDR1"]
    #[inline(always)]
    pub fn addr1(&self) -> Addr1R {
        Addr1R::new(((self.bits >> 6) & 0x3f) as u8)
    }
    #[doc = "Bits 12:17 - ADDR2"]
    #[inline(always)]
    pub fn addr2(&self) -> Addr2R {
        Addr2R::new(((self.bits >> 12) & 0x3f) as u8)
    }
    #[doc = "Bits 18:23 - ADDR3"]
    #[inline(always)]
    pub fn addr3(&self) -> Addr3R {
        Addr3R::new(((self.bits >> 18) & 0x3f) as u8)
    }
    #[doc = "Bits 24:29 - ADDR4"]
    #[inline(always)]
    pub fn addr4(&self) -> Addr4R {
        Addr4R::new(((self.bits >> 24) & 0x3f) as u8)
    }
    #[doc = "Bit 30 - Set Most Significant address Bit to 0"]
    #[inline(always)]
    pub fn msb0(&self) -> Msb0R {
        Msb0R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - No IBI byte"]
    #[inline(always)]
    pub fn nobyte(&self) -> NobyteR {
        NobyteR::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("MIBIRULES")
            .field("addr0", &self.addr0())
            .field("addr1", &self.addr1())
            .field("addr2", &self.addr2())
            .field("addr3", &self.addr3())
            .field("addr4", &self.addr4())
            .field("msb0", &self.msb0())
            .field("nobyte", &self.nobyte())
            .finish()
    }
}
impl W {
    #[doc = "Bits 0:5 - ADDR0"]
    #[inline(always)]
    pub fn addr0(&mut self) -> Addr0W<MibirulesSpec> {
        Addr0W::new(self, 0)
    }
    #[doc = "Bits 6:11 - ADDR1"]
    #[inline(always)]
    pub fn addr1(&mut self) -> Addr1W<MibirulesSpec> {
        Addr1W::new(self, 6)
    }
    #[doc = "Bits 12:17 - ADDR2"]
    #[inline(always)]
    pub fn addr2(&mut self) -> Addr2W<MibirulesSpec> {
        Addr2W::new(self, 12)
    }
    #[doc = "Bits 18:23 - ADDR3"]
    #[inline(always)]
    pub fn addr3(&mut self) -> Addr3W<MibirulesSpec> {
        Addr3W::new(self, 18)
    }
    #[doc = "Bits 24:29 - ADDR4"]
    #[inline(always)]
    pub fn addr4(&mut self) -> Addr4W<MibirulesSpec> {
        Addr4W::new(self, 24)
    }
    #[doc = "Bit 30 - Set Most Significant address Bit to 0"]
    #[inline(always)]
    pub fn msb0(&mut self) -> Msb0W<MibirulesSpec> {
        Msb0W::new(self, 30)
    }
    #[doc = "Bit 31 - No IBI byte"]
    #[inline(always)]
    pub fn nobyte(&mut self) -> NobyteW<MibirulesSpec> {
        NobyteW::new(self, 31)
    }
}
#[doc = "Master In-band Interrupt Registry and Rules Register\n\nYou can [`read`](crate::Reg::read) this register and get [`mibirules::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`mibirules::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct MibirulesSpec;
impl crate::RegisterSpec for MibirulesSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`mibirules::R`](R) reader structure"]
impl crate::Readable for MibirulesSpec {}
#[doc = "`write(|w| ..)` method takes [`mibirules::W`](W) writer structure"]
impl crate::Writable for MibirulesSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets MIBIRULES to value 0"]
impl crate::Resettable for MibirulesSpec {
    const RESET_VALUE: u32 = 0;
}